Warning: This file is not a C or C++ file. It does not have highlighting.
| 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
|---|---|
| 2 | #ifndef _ASM_S390_PCI_CLP_H |
| 3 | #define _ASM_S390_PCI_CLP_H |
| 4 | |
| 5 | #include <asm/clp.h> |
| 6 | |
| 7 | /* |
| 8 | * Call Logical Processor - Command Codes |
| 9 | */ |
| 10 | #define CLP_SLPC 0x0001 |
| 11 | #define CLP_LIST_PCI 0x0002 |
| 12 | #define CLP_QUERY_PCI_FN 0x0003 |
| 13 | #define CLP_QUERY_PCI_FNGRP 0x0004 |
| 14 | #define CLP_SET_PCI_FN 0x0005 |
| 15 | |
| 16 | /* PCI function handle list entry */ |
| 17 | struct clp_fh_list_entry { |
| 18 | u16 device_id; |
| 19 | u16 vendor_id; |
| 20 | u32 config_state : 1; |
| 21 | u32 : 31; |
| 22 | u32 fid; /* PCI function id */ |
| 23 | u32 fh; /* PCI function handle */ |
| 24 | } __packed; |
| 25 | |
| 26 | #define CLP_RC_SETPCIFN_FH 0x0101 /* Invalid PCI fn handle */ |
| 27 | #define CLP_RC_SETPCIFN_FHOP 0x0102 /* Fn handle not valid for op */ |
| 28 | #define CLP_RC_SETPCIFN_DMAAS 0x0103 /* Invalid DMA addr space */ |
| 29 | #define CLP_RC_SETPCIFN_RES 0x0104 /* Insufficient resources */ |
| 30 | #define CLP_RC_SETPCIFN_ALRDY 0x0105 /* Fn already in requested state */ |
| 31 | #define CLP_RC_SETPCIFN_ERR 0x0106 /* Fn in permanent error state */ |
| 32 | #define CLP_RC_SETPCIFN_RECPND 0x0107 /* Error recovery pending */ |
| 33 | #define CLP_RC_SETPCIFN_BUSY 0x0108 /* Fn busy */ |
| 34 | #define CLP_RC_LISTPCI_BADRT 0x010a /* Resume token not recognized */ |
| 35 | #define CLP_RC_QUERYPCIFG_PFGID 0x010b /* Unrecognized PFGID */ |
| 36 | |
| 37 | /* request or response block header length */ |
| 38 | #define LIST_PCI_HDR_LEN 32 |
| 39 | |
| 40 | /* Number of function handles fitting in response block */ |
| 41 | #define CLP_FH_LIST_NR_ENTRIES \ |
| 42 | ((CLP_BLK_SIZE - 2 * LIST_PCI_HDR_LEN) \ |
| 43 | / sizeof(struct clp_fh_list_entry)) |
| 44 | |
| 45 | #define CLP_SET_ENABLE_PCI_FN 0 /* Yes, 0 enables it */ |
| 46 | #define CLP_SET_DISABLE_PCI_FN 1 /* Yes, 1 disables it */ |
| 47 | #define CLP_SET_ENABLE_MIO 2 |
| 48 | #define CLP_SET_DISABLE_MIO 3 |
| 49 | |
| 50 | #define CLP_UTIL_STR_LEN 64 |
| 51 | #define CLP_PFIP_NR_SEGMENTS 4 |
| 52 | |
| 53 | /* PCI function type numbers */ |
| 54 | #define PCI_FUNC_TYPE_ISM 0x5 /* ISM device */ |
| 55 | |
| 56 | extern bool zpci_unique_uid; |
| 57 | |
| 58 | struct clp_rsp_slpc_pci { |
| 59 | struct clp_rsp_hdr hdr; |
| 60 | u32 reserved2[4]; |
| 61 | u32 lpif[8]; |
| 62 | u32 reserved3[4]; |
| 63 | u32 vwb : 1; |
| 64 | u32 : 1; |
| 65 | u32 mio_wb : 6; |
| 66 | u32 : 24; |
| 67 | u32 reserved5[3]; |
| 68 | u32 lpic[8]; |
| 69 | } __packed; |
| 70 | |
| 71 | /* List PCI functions request */ |
| 72 | struct clp_req_list_pci { |
| 73 | struct clp_req_hdr hdr; |
| 74 | u64 resume_token; |
| 75 | u64 reserved2; |
| 76 | } __packed; |
| 77 | |
| 78 | /* List PCI functions response */ |
| 79 | struct clp_rsp_list_pci { |
| 80 | struct clp_rsp_hdr hdr; |
| 81 | u64 resume_token; |
| 82 | u32 reserved2; |
| 83 | u16 max_fn; |
| 84 | u8 : 7; |
| 85 | u8 uid_checking : 1; |
| 86 | u8 entry_size; |
| 87 | struct clp_fh_list_entry fh_list[CLP_FH_LIST_NR_ENTRIES]; |
| 88 | } __packed; |
| 89 | |
| 90 | struct mio_info { |
| 91 | u32 valid : 6; |
| 92 | u32 : 26; |
| 93 | u32 : 32; |
| 94 | struct { |
| 95 | u64 wb; |
| 96 | u64 wt; |
| 97 | } addr[PCI_STD_NUM_BARS]; |
| 98 | u32 reserved[6]; |
| 99 | } __packed; |
| 100 | |
| 101 | /* Query PCI function request */ |
| 102 | struct clp_req_query_pci { |
| 103 | struct clp_req_hdr hdr; |
| 104 | u32 fh; /* function handle */ |
| 105 | u32 reserved2; |
| 106 | u64 reserved3; |
| 107 | } __packed; |
| 108 | |
| 109 | /* Query PCI function response */ |
| 110 | struct clp_rsp_query_pci { |
| 111 | struct clp_rsp_hdr hdr; |
| 112 | u16 vfn; /* virtual fn number */ |
| 113 | u16 : 2; |
| 114 | u16 tid_avail : 1; |
| 115 | u16 rid_avail : 1; |
| 116 | u16 is_physfn : 1; |
| 117 | u16 reserved1 : 1; |
| 118 | u16 mio_addr_avail : 1; |
| 119 | u16 util_str_avail : 1; /* utility string available? */ |
| 120 | u16 pfgid : 8; /* pci function group id */ |
| 121 | u32 fid; /* pci function id */ |
| 122 | u8 bar_size[PCI_STD_NUM_BARS]; |
| 123 | u16 pchid; |
| 124 | __le32 bar[PCI_STD_NUM_BARS]; |
| 125 | u8 pfip[CLP_PFIP_NR_SEGMENTS]; /* pci function internal path */ |
| 126 | u8 fidparm; |
| 127 | u8 reserved3 : 4; |
| 128 | u8 port : 4; |
| 129 | u8 fmb_len; |
| 130 | u8 pft; /* pci function type */ |
| 131 | u64 sdma; /* start dma as */ |
| 132 | u64 edma; /* end dma as */ |
| 133 | #define ZPCI_RID_MASK_DEVFN 0x00ff |
| 134 | u16 rid; /* BUS/DEVFN PCI address */ |
| 135 | u32 reserved0; |
| 136 | u16 tid; |
| 137 | u32 reserved[9]; |
| 138 | u32 uid; /* user defined id */ |
| 139 | u8 util_str[CLP_UTIL_STR_LEN]; /* utility string */ |
| 140 | u32 reserved2[16]; |
| 141 | struct mio_info mio; |
| 142 | } __packed; |
| 143 | |
| 144 | /* Query PCI function group request */ |
| 145 | struct clp_req_query_pci_grp { |
| 146 | struct clp_req_hdr hdr; |
| 147 | u32 reserved2 : 24; |
| 148 | u32 pfgid : 8; /* function group id */ |
| 149 | u32 reserved3; |
| 150 | u64 reserved4; |
| 151 | } __packed; |
| 152 | |
| 153 | /* Query PCI function group response */ |
| 154 | struct clp_rsp_query_pci_grp { |
| 155 | struct clp_rsp_hdr hdr; |
| 156 | u16 : 4; |
| 157 | u16 noi : 12; /* number of interrupts */ |
| 158 | u8 version; |
| 159 | u8 : 2; |
| 160 | u8 rtr : 1; /* Relaxed translation requirement */ |
| 161 | u8 : 3; |
| 162 | u8 frame : 1; |
| 163 | u8 refresh : 1; /* TLB refresh mode */ |
| 164 | u16 : 3; |
| 165 | u16 maxstbl : 13; /* Maximum store block size */ |
| 166 | u16 mui; |
| 167 | u8 dtsm; /* Supported DT mask */ |
| 168 | u8 reserved3; |
| 169 | u16 maxfaal; |
| 170 | u16 : 4; |
| 171 | u16 dnoi : 12; |
| 172 | u16 maxcpu; |
| 173 | u64 dasm; /* dma address space mask */ |
| 174 | u64 msia; /* MSI address */ |
| 175 | u64 reserved4; |
| 176 | u64 reserved5; |
| 177 | } __packed; |
| 178 | |
| 179 | /* Set PCI function request */ |
| 180 | struct clp_req_set_pci { |
| 181 | struct clp_req_hdr hdr; |
| 182 | u32 fh; /* function handle */ |
| 183 | u16 reserved2; |
| 184 | u8 oc; /* operation controls */ |
| 185 | u8 ndas; /* number of dma spaces */ |
| 186 | u32 reserved3; |
| 187 | u32 gisa; /* GISA designation */ |
| 188 | } __packed; |
| 189 | |
| 190 | /* Set PCI function response */ |
| 191 | struct clp_rsp_set_pci { |
| 192 | struct clp_rsp_hdr hdr; |
| 193 | u32 fh; /* function handle */ |
| 194 | u32 reserved1; |
| 195 | u64 reserved2; |
| 196 | struct mio_info mio; |
| 197 | } __packed; |
| 198 | |
| 199 | /* Combined request/response block structures used by clp insn */ |
| 200 | struct clp_req_rsp_slpc_pci { |
| 201 | struct clp_req_slpc request; |
| 202 | struct clp_rsp_slpc_pci response; |
| 203 | } __packed; |
| 204 | |
| 205 | struct clp_req_rsp_list_pci { |
| 206 | struct clp_req_list_pci request; |
| 207 | struct clp_rsp_list_pci response; |
| 208 | } __packed; |
| 209 | |
| 210 | struct clp_req_rsp_set_pci { |
| 211 | struct clp_req_set_pci request; |
| 212 | struct clp_rsp_set_pci response; |
| 213 | } __packed; |
| 214 | |
| 215 | struct clp_req_rsp_query_pci { |
| 216 | struct clp_req_query_pci request; |
| 217 | struct clp_rsp_query_pci response; |
| 218 | } __packed; |
| 219 | |
| 220 | struct clp_req_rsp_query_pci_grp { |
| 221 | struct clp_req_query_pci_grp request; |
| 222 | struct clp_rsp_query_pci_grp response; |
| 223 | } __packed; |
| 224 | |
| 225 | #endif |
| 226 |
Warning: This file is not a C or C++ file. It does not have highlighting.
