linux/linux/drivers/clk/ Source Tree

../
[+] actions/
[+] analogbits/
[+] at91/
[+] axis/
[+] axs10x/
[+] baikal-t1/
[+] bcm/
[+] berlin/
clk-apple-nco.c applnco_channel applnco_tables
clk-asm9260.c asm9260_div_clk asm9260_gate_data asm9260_mux_clock
clk-aspeed.c
clk-aspeed.h aspeed_clk_gate aspeed_clk_soc_data aspeed_gate_data aspeed_reset
clk-ast2600.c
clk-axi-clkgen.c axi_clkgen axi_clkgen_div_params axi_clkgen_limits
clk-axm5516.c axxia_clk axxia_clkmux axxia_divclk axxia_pllclk
clk-bd718x7.c bd718xx_clk
clk-bm1880.c bm1880_clock_data bm1880_composite_clock bm1880_div_clock bm1880_div_hw_clock bm1880_gate_clock bm1880_mux_clock bm1880_pll_clock bm1880_pll_hw_clock
clk-bulk.c
clk-cdce706.c cdce706_dev_data cdce706_hw_data
clk-cdce925.c clk_cdce925_chip clk_cdce925_chip_info clk_cdce925_output clk_cdce925_pll
clk-clps711x.c clps711x_clk
clk-composite.c
clk-conf.c
clk-cs2000-cp.c cs2000_priv
clk-devres.c clk_bulk_devres devm_clk_state
clk-divider.c
clk-en7523.c en_clk_desc en_clk_gate
clk-fixed-factor.c
clk-fixed-mmio.c
clk-fixed-rate.c
clk-fractional-divider.c
clk-fractional-divider.h
clk-fractional-divider_test.c
clk-fsl-flexspi.c
clk-fsl-sai.c fsl_sai_clk
clk-gate.c
clk-gate_test.c clk_gate_test_context
clk-gemini.c clk_gemini_pci gemini_gate_data gemini_reset
clk-gpio.c clk_gpio
clk-hi655x.c hi655x_clk
clk-highbank.c hb_clk
clk-hsdk-pll.c hsdk_pll_cfg hsdk_pll_clk hsdk_pll_devdata
clk-k210.c k210_clk k210_clk_cfg k210_clk_div_type k210_pll k210_pll_cfg k210_pll_id k210_sysclk
clk-lan966x.c clk_gate_soc_desc lan966x_gck
clk-lmk04832.c lmk04832 lmk04832_device_info lmk04832_device_types lmk04832_rdbk_type lmk_clkout lmk_dclk
clk-lochnagar.c lochnagar_clk lochnagar_clk_priv lochnagar_config
clk-loongson1.c ls1x_clk ls1x_clk_div_data ls1x_clk_pll_data
clk-loongson2.c
clk-max77686.c max77686_chip_name max77686_clk_driver_data max77686_clk_init_data max77686_hw_clk_info
clk-max9485.c max9485_clk max9485_clk_hw max9485_driver_data max9485_rate
clk-milbeaut.c m10v_clk_div_factors m10v_clk_div_fixed_data m10v_clk_divider m10v_clk_mux_factors
clk-moxart.c
clk-multiplier.c
clk-mux.c
clk-nomadik.c clk_pll clk_src
clk-npcm7xx.c npcm7xx_clk_div_data npcm7xx_clk_mux_data npcm7xx_clk_pll npcm7xx_clk_pll_data
clk-nspire.c nspire_clk_info
clk-palmas.c palmas_clk32k_desc palmas_clks_of_match_data palmas_clock_info
clk-plldig.c clk_plldig
clk-pwm.c clk_pwm
clk-qoriq.c clockgen clockgen_chipinfo clockgen_muxinfo clockgen_pll clockgen_pll_div clockgen_sourceinfo mux_hwclock
clk-renesas-pcie.c rs9_chip_info rs9_driver_data rs9_model
clk-rk808.c rk808_clkout
clk-s2mps11.c s2mps11_clk
clk-scmi.c scmi_clk
clk-scpi.c scpi_clk scpi_clk_data
clk-si514.c clk_si514 clk_si514_muldiv
clk-si521xx.c si521xx si521xx_model si_clk
clk-si5341.c clk_si5341 clk_si5341_output clk_si5341_output_config clk_si5341_synth si5341_reg_default
clk-si5351.c si5351_driver_data si5351_hw_data si5351_parameters
clk-si5351.h si5351_variant
clk-si544.c clk_si544 clk_si544_muldiv
clk-si570.c clk_si570 clk_si570_info
clk-sp7021.c sp_clk_gate_info sp_pll
clk-sparx5.c s5_clk_data s5_hw_clk s5_pll_conf
clk-stm32f4.c clk_apb_mul stm32_aux_clk stm32_rgate stm32f4_clk_data stm32f4_div_data stm32f4_gate_data stm32f4_pll stm32f4_pll_data stm32f4_pll_div stm32f4_pll_post_div_data stm32f4_vco_data
clk-stm32h7.c composite_cfg composite_clk_cfg composite_clk_gcfg composite_clk_gcfg_t gate_cfg muxdiv_cfg pclk_t st32h7_pll_cfg stm32_fractional_divider stm32_mux_clk stm32_osc_clk stm32_pll_data stm32_pll_obj stm32_ready_gate timer_ker
clk-stm32mp1.c clock_config div_cfg fixed_factor_cfg gate_cfg mux_cfg stm32_cktim_cfg stm32_clk_mgate stm32_clk_mmux stm32_composite_cfg stm32_div_cfg stm32_gate_cfg stm32_mgate stm32_mmux stm32_mux_cfg stm32_pll_cfg stm32_pll_obj stm32_rcc_match_data stm32_reset_data timer_cker
clk-tps68470.c tps68470_clkdata tps68470_clkout_freqs
clk-twl.c twl_clks_data twl_clock_info
clk-twl6040.c twl6040_pdmclk
clk-versaclock3.c vc3_clk vc3_clk_data vc3_clk_mux vc3_div vc3_div_data vc3_div_mux vc3_hw_data vc3_pfd vc3_pfd_data vc3_pfd_mux vc3_pll vc3_pll_data
clk-versaclock5.c vc5_chip_info vc5_driver_data vc5_hw_data vc5_model vc5_out_data
clk-versaclock7.c _divider vc7_apll_data vc7_bank_src_map vc7_bank_src_type vc7_chip_info vc7_driver_data vc7_fod_data vc7_iod_data vc7_model vc7_out_data
clk-vt8500.c clk_device clk_pll
clk-wm831x.c wm831x_clk
clk-xgene.c xgene_clk xgene_clk_pll xgene_clk_pmd xgene_dev_parameters xgene_pll_type
clk.c clk clk_core clk_notifier_devres clk_parent_map clock_provider of_clk_provider
clk.h
clk_test.c clk_dummy_context clk_leaf_mux_ctx clk_leaf_mux_set_rate_parent_determine_rate_test_case clk_multiple_parent_ctx clk_mux_notifier_ctx clk_mux_notifier_rate_change clk_single_parent_ctx clk_single_parent_two_lvl_ctx
clkdev.c clk_lookup_alloc
[+] davinci/
[+] hisilicon/
[+] imgtec/
[+] imx/
[+] ingenic/
[+] keystone/
[+] mediatek/
[+] meson/
[+] microchip/
[+] mmp/
[+] mstar/
[+] mvebu/
[+] mxs/
[+] nuvoton/
[+] nxp/
[+] pistachio/
[+] pxa/
[+] qcom/
[+] ralink/
[+] renesas/
[+] rockchip/
[+] samsung/
[+] sifive/
[+] socfpga/
[+] spear/
[+] sprd/
[+] st/
[+] starfive/
[+] stm32/
[+] sunxi/
[+] sunxi-ng/
[+] tegra/
[+] ti/
[+] uniphier/
[+] ux500/
[+] versatile/
[+] visconti/
[+] x86/
[+] xilinx/
[+] zynq/
[+] zynqmp/