1 | /* SPDX-License-Identifier: GPL-2.0 */ |
2 | /* Copyright (c) 2019, Intel Corporation. */ |
3 | |
4 | #ifndef _ICE_BASE_H_ |
5 | #define _ICE_BASE_H_ |
6 | |
7 | #include "ice.h" |
8 | |
9 | int ice_vsi_cfg_rxq(struct ice_rx_ring *ring); |
10 | int __ice_vsi_get_qs(struct ice_qs_cfg *qs_cfg); |
11 | int |
12 | ice_vsi_ctrl_one_rx_ring(struct ice_vsi *vsi, bool ena, u16 rxq_idx, bool wait); |
13 | int ice_vsi_wait_one_rx_ring(struct ice_vsi *vsi, bool ena, u16 rxq_idx); |
14 | int ice_vsi_alloc_q_vectors(struct ice_vsi *vsi); |
15 | void ice_vsi_map_rings_to_vectors(struct ice_vsi *vsi); |
16 | void ice_vsi_free_q_vectors(struct ice_vsi *vsi); |
17 | int |
18 | ice_vsi_cfg_txq(struct ice_vsi *vsi, struct ice_tx_ring *ring, |
19 | struct ice_aqc_add_tx_qgrp *qg_buf); |
20 | void ice_cfg_itr(struct ice_hw *hw, struct ice_q_vector *q_vector); |
21 | void |
22 | ice_cfg_txq_interrupt(struct ice_vsi *vsi, u16 txq, u16 msix_idx, u16 itr_idx); |
23 | void |
24 | ice_cfg_rxq_interrupt(struct ice_vsi *vsi, u16 rxq, u16 msix_idx, u16 itr_idx); |
25 | void ice_trigger_sw_intr(struct ice_hw *hw, struct ice_q_vector *q_vector); |
26 | int |
27 | ice_vsi_stop_tx_ring(struct ice_vsi *vsi, enum ice_disq_rst_src rst_src, |
28 | u16 rel_vmvf_num, struct ice_tx_ring *ring, |
29 | struct ice_txq_meta *txq_meta); |
30 | void |
31 | ice_fill_txq_meta(struct ice_vsi *vsi, struct ice_tx_ring *ring, |
32 | struct ice_txq_meta *txq_meta); |
33 | #endif /* _ICE_BASE_H_ */ |
34 | |