| 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
| 2 | /* |
| 3 | * Copyright 2008 Openmoko, Inc. |
| 4 | * Copyright 2008 Simtec Electronics |
| 5 | * Ben Dooks <ben@simtec.co.uk> |
| 6 | * http://armlinux.simtec.co.uk/ |
| 7 | * |
| 8 | * S3C64XX clock register definitions |
| 9 | */ |
| 10 | |
| 11 | #ifndef __PLAT_REGS_CLOCK_H |
| 12 | #define __PLAT_REGS_CLOCK_H __FILE__ |
| 13 | |
| 14 | /* |
| 15 | * FIXME: Remove remaining definitions |
| 16 | */ |
| 17 | |
| 18 | #define S3C_CLKREG(x) (S3C_VA_SYS + (x)) |
| 19 | |
| 20 | #define S3C_PCLK_GATE S3C_CLKREG(0x34) |
| 21 | #define S3C6410_CLK_SRC2 S3C_CLKREG(0x10C) |
| 22 | #define S3C_MEM_SYS_CFG S3C_CLKREG(0x120) |
| 23 | |
| 24 | /* PCLK GATE Registers */ |
| 25 | #define S3C_CLKCON_PCLK_UART3 (1<<4) |
| 26 | #define S3C_CLKCON_PCLK_UART2 (1<<3) |
| 27 | #define S3C_CLKCON_PCLK_UART1 (1<<2) |
| 28 | #define S3C_CLKCON_PCLK_UART0 (1<<1) |
| 29 | |
| 30 | /* MEM_SYS_CFG */ |
| 31 | #define MEM_SYS_CFG_INDEP_CF 0x4000 |
| 32 | #define MEM_SYS_CFG_EBI_FIX_PRI_CFCON 0x30 |
| 33 | |
| 34 | #endif /* _PLAT_REGS_CLOCK_H */ |
| 35 | |