1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
2 | /* |
3 | * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved. |
4 | */ |
5 | |
6 | #ifndef __MACH_TEGRA_IRAMMAP_H |
7 | #define __MACH_TEGRA_IRAMMAP_H |
8 | |
9 | #include <linux/sizes.h> |
10 | |
11 | /* The first 1K of IRAM is permanently reserved for the CPU reset handler */ |
12 | #define TEGRA_IRAM_RESET_HANDLER_OFFSET 0 |
13 | #define TEGRA_IRAM_RESET_HANDLER_SIZE SZ_1K |
14 | |
15 | /* |
16 | * This area is used for LPx resume vector, only while LPx power state is |
17 | * active. At other times, the AVP may use this area for arbitrary purposes |
18 | */ |
19 | #define TEGRA_IRAM_LPx_RESUME_AREA (TEGRA_IRAM_BASE + SZ_4K) |
20 | |
21 | #endif |
22 | |