| 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
|---|
| 2 | #ifndef __ARCH_ARM_FAULT_H |
|---|
| 3 | #define __ARCH_ARM_FAULT_H |
|---|
| 4 | |
|---|
| 5 | /* |
|---|
| 6 | * Fault status register encodings. We steal bit 31 for our own purposes. |
|---|
| 7 | */ |
|---|
| 8 | #define FSR_LNX_PF (1 << 31) |
|---|
| 9 | #define FSR_CM (1 << 13) |
|---|
| 10 | #define FSR_WRITE (1 << 11) |
|---|
| 11 | #define FSR_FS4 (1 << 10) |
|---|
| 12 | #define FSR_FS3_0 (15) |
|---|
| 13 | #define FSR_FS5_0 (0x3f) |
|---|
| 14 | |
|---|
| 15 | #ifdef CONFIG_ARM_LPAE |
|---|
| 16 | #define FSR_FS_AEA 17 |
|---|
| 17 | #define FS_TRANS_NOLL 0x4 |
|---|
| 18 | #define FS_PERM_NOLL 0xC |
|---|
| 19 | #define FS_MMU_NOLL_MASK 0x3C |
|---|
| 20 | |
|---|
| 21 | static inline int fsr_fs(unsigned int fsr) |
|---|
| 22 | { |
|---|
| 23 | return fsr & FSR_FS5_0; |
|---|
| 24 | } |
|---|
| 25 | #else |
|---|
| 26 | #define FSR_FS_AEA 22 |
|---|
| 27 | #define FS_L1_TRANS 0x5 |
|---|
| 28 | #define FS_L2_TRANS 0x7 |
|---|
| 29 | #define FS_L1_PERM 0xD |
|---|
| 30 | #define FS_L2_PERM 0xF |
|---|
| 31 | |
|---|
| 32 | static inline int fsr_fs(unsigned int fsr) |
|---|
| 33 | { |
|---|
| 34 | return (fsr & FSR_FS3_0) | (fsr & FSR_FS4) >> 6; |
|---|
| 35 | } |
|---|
| 36 | #endif |
|---|
| 37 | |
|---|
| 38 | void do_bad_area(unsigned long addr, unsigned int fsr, struct pt_regs *regs); |
|---|
| 39 | void early_abt_enable(void); |
|---|
| 40 | asmlinkage void do_DataAbort(unsigned long addr, unsigned int fsr, |
|---|
| 41 | struct pt_regs *regs); |
|---|
| 42 | asmlinkage void do_PrefetchAbort(unsigned long addr, unsigned int ifsr, |
|---|
| 43 | struct pt_regs *regs); |
|---|
| 44 | |
|---|
| 45 | #endif /* __ARCH_ARM_FAULT_H */ |
|---|
| 46 | |
|---|
