1 | // SPDX-License-Identifier: GPL-2.0-only |
2 | /* Copyright(c) 2023 Intel Corporation. All rights reserved. */ |
3 | #include <linux/module.h> |
4 | #include <linux/dax.h> |
5 | |
6 | #include "../cxl/cxl.h" |
7 | #include "bus.h" |
8 | |
9 | static int cxl_dax_region_probe(struct device *dev) |
10 | { |
11 | struct cxl_dax_region *cxlr_dax = to_cxl_dax_region(dev); |
12 | int nid = phys_to_target_node(start: cxlr_dax->hpa_range.start); |
13 | struct cxl_region *cxlr = cxlr_dax->cxlr; |
14 | struct dax_region *dax_region; |
15 | struct dev_dax_data data; |
16 | |
17 | if (nid == NUMA_NO_NODE) |
18 | nid = memory_add_physaddr_to_nid(start: cxlr_dax->hpa_range.start); |
19 | |
20 | dax_region = alloc_dax_region(parent: dev, region_id: cxlr->id, range: &cxlr_dax->hpa_range, target_node: nid, |
21 | PMD_SIZE, IORESOURCE_DAX_KMEM); |
22 | if (!dax_region) |
23 | return -ENOMEM; |
24 | |
25 | data = (struct dev_dax_data) { |
26 | .dax_region = dax_region, |
27 | .id = -1, |
28 | .size = range_len(range: &cxlr_dax->hpa_range), |
29 | .memmap_on_memory = true, |
30 | }; |
31 | |
32 | return PTR_ERR_OR_ZERO(ptr: devm_create_dev_dax(data: &data)); |
33 | } |
34 | |
35 | static struct cxl_driver cxl_dax_region_driver = { |
36 | .name = "cxl_dax_region" , |
37 | .probe = cxl_dax_region_probe, |
38 | .id = CXL_DEVICE_DAX_REGION, |
39 | .drv = { |
40 | .suppress_bind_attrs = true, |
41 | }, |
42 | }; |
43 | |
44 | module_cxl_driver(cxl_dax_region_driver); |
45 | MODULE_ALIAS_CXL(CXL_DEVICE_DAX_REGION); |
46 | MODULE_LICENSE("GPL" ); |
47 | MODULE_AUTHOR("Intel Corporation" ); |
48 | MODULE_IMPORT_NS(CXL); |
49 | |