| 1 | /* SPDX-License-Identifier: MIT */ |
|---|
| 2 | /* |
|---|
| 3 | * Copyright 2022 Advanced Micro Devices, Inc. |
|---|
| 4 | * |
|---|
| 5 | * Permission is hereby granted, free of charge, to any person obtaining a |
|---|
| 6 | * copy of this software and associated documentation files (the "Software"), |
|---|
| 7 | * to deal in the Software without restriction, including without limitation |
|---|
| 8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
|---|
| 9 | * and/or sell copies of the Software, and to permit persons to whom the |
|---|
| 10 | * Software is furnished to do so, subject to the following conditions: |
|---|
| 11 | * |
|---|
| 12 | * The above copyright notice and this permission notice shall be included in |
|---|
| 13 | * all copies or substantial portions of the Software. |
|---|
| 14 | * |
|---|
| 15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
|---|
| 16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
|---|
| 17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
|---|
| 18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
|---|
| 19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
|---|
| 20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
|---|
| 21 | * OTHER DEALINGS IN THE SOFTWARE. |
|---|
| 22 | * |
|---|
| 23 | * Authors: AMD |
|---|
| 24 | * |
|---|
| 25 | */ |
|---|
| 26 | |
|---|
| 27 | #ifndef __AMDGPU_DM_CRTC_H__ |
|---|
| 28 | #define __AMDGPU_DM_CRTC_H__ |
|---|
| 29 | |
|---|
| 30 | void amdgpu_dm_crtc_handle_vblank(struct amdgpu_crtc *acrtc); |
|---|
| 31 | |
|---|
| 32 | bool amdgpu_dm_crtc_modeset_required(struct drm_crtc_state *crtc_state, |
|---|
| 33 | struct dc_stream_state *new_stream, |
|---|
| 34 | struct dc_stream_state *old_stream); |
|---|
| 35 | |
|---|
| 36 | int amdgpu_dm_crtc_set_vupdate_irq(struct drm_crtc *crtc, bool enable); |
|---|
| 37 | |
|---|
| 38 | bool amdgpu_dm_crtc_vrr_active_irq(struct amdgpu_crtc *acrtc); |
|---|
| 39 | |
|---|
| 40 | bool amdgpu_dm_crtc_vrr_active(struct dm_crtc_state *dm_state); |
|---|
| 41 | |
|---|
| 42 | int amdgpu_dm_crtc_enable_vblank(struct drm_crtc *crtc); |
|---|
| 43 | |
|---|
| 44 | void amdgpu_dm_crtc_disable_vblank(struct drm_crtc *crtc); |
|---|
| 45 | |
|---|
| 46 | int amdgpu_dm_crtc_init(struct amdgpu_display_manager *dm, |
|---|
| 47 | struct drm_plane *plane, |
|---|
| 48 | uint32_t link_index); |
|---|
| 49 | |
|---|
| 50 | #endif |
|---|
| 51 | |
|---|
| 52 | |
|---|
