1/*
2 * Copyright 2020 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 *
23 */
24#ifndef _mp_13_0_2_OFFSET_HEADER
25#define _mp_13_0_2_OFFSET_HEADER
26
27
28
29// addressBlock: mp_SmuMp0_SmnDec
30// base address: 0x0
31#define regMP0_SMN_C2PMSG_32 0x0060
32#define regMP0_SMN_C2PMSG_32_BASE_IDX 0
33#define regMP0_SMN_C2PMSG_33 0x0061
34#define regMP0_SMN_C2PMSG_33_BASE_IDX 0
35#define regMP0_SMN_C2PMSG_34 0x0062
36#define regMP0_SMN_C2PMSG_34_BASE_IDX 0
37#define regMP0_SMN_C2PMSG_35 0x0063
38#define regMP0_SMN_C2PMSG_35_BASE_IDX 0
39#define regMP0_SMN_C2PMSG_36 0x0064
40#define regMP0_SMN_C2PMSG_36_BASE_IDX 0
41#define regMP0_SMN_C2PMSG_37 0x0065
42#define regMP0_SMN_C2PMSG_37_BASE_IDX 0
43#define regMP0_SMN_C2PMSG_38 0x0066
44#define regMP0_SMN_C2PMSG_38_BASE_IDX 0
45#define regMP0_SMN_C2PMSG_39 0x0067
46#define regMP0_SMN_C2PMSG_39_BASE_IDX 0
47#define regMP0_SMN_C2PMSG_40 0x0068
48#define regMP0_SMN_C2PMSG_40_BASE_IDX 0
49#define regMP0_SMN_C2PMSG_41 0x0069
50#define regMP0_SMN_C2PMSG_41_BASE_IDX 0
51#define regMP0_SMN_C2PMSG_42 0x006a
52#define regMP0_SMN_C2PMSG_42_BASE_IDX 0
53#define regMP0_SMN_C2PMSG_43 0x006b
54#define regMP0_SMN_C2PMSG_43_BASE_IDX 0
55#define regMP0_SMN_C2PMSG_44 0x006c
56#define regMP0_SMN_C2PMSG_44_BASE_IDX 0
57#define regMP0_SMN_C2PMSG_45 0x006d
58#define regMP0_SMN_C2PMSG_45_BASE_IDX 0
59#define regMP0_SMN_C2PMSG_46 0x006e
60#define regMP0_SMN_C2PMSG_46_BASE_IDX 0
61#define regMP0_SMN_C2PMSG_47 0x006f
62#define regMP0_SMN_C2PMSG_47_BASE_IDX 0
63#define regMP0_SMN_C2PMSG_48 0x0070
64#define regMP0_SMN_C2PMSG_48_BASE_IDX 0
65#define regMP0_SMN_C2PMSG_49 0x0071
66#define regMP0_SMN_C2PMSG_49_BASE_IDX 0
67#define regMP0_SMN_C2PMSG_50 0x0072
68#define regMP0_SMN_C2PMSG_50_BASE_IDX 0
69#define regMP0_SMN_C2PMSG_51 0x0073
70#define regMP0_SMN_C2PMSG_51_BASE_IDX 0
71#define regMP0_SMN_C2PMSG_52 0x0074
72#define regMP0_SMN_C2PMSG_52_BASE_IDX 0
73#define regMP0_SMN_C2PMSG_53 0x0075
74#define regMP0_SMN_C2PMSG_53_BASE_IDX 0
75#define regMP0_SMN_C2PMSG_54 0x0076
76#define regMP0_SMN_C2PMSG_54_BASE_IDX 0
77#define regMP0_SMN_C2PMSG_55 0x0077
78#define regMP0_SMN_C2PMSG_55_BASE_IDX 0
79#define regMP0_SMN_C2PMSG_56 0x0078
80#define regMP0_SMN_C2PMSG_56_BASE_IDX 0
81#define regMP0_SMN_C2PMSG_57 0x0079
82#define regMP0_SMN_C2PMSG_57_BASE_IDX 0
83#define regMP0_SMN_C2PMSG_58 0x007a
84#define regMP0_SMN_C2PMSG_58_BASE_IDX 0
85#define regMP0_SMN_C2PMSG_59 0x007b
86#define regMP0_SMN_C2PMSG_59_BASE_IDX 0
87#define regMP0_SMN_C2PMSG_60 0x007c
88#define regMP0_SMN_C2PMSG_60_BASE_IDX 0
89#define regMP0_SMN_C2PMSG_61 0x007d
90#define regMP0_SMN_C2PMSG_61_BASE_IDX 0
91#define regMP0_SMN_C2PMSG_62 0x007e
92#define regMP0_SMN_C2PMSG_62_BASE_IDX 0
93#define regMP0_SMN_C2PMSG_63 0x007f
94#define regMP0_SMN_C2PMSG_63_BASE_IDX 0
95#define regMP0_SMN_C2PMSG_64 0x0080
96#define regMP0_SMN_C2PMSG_64_BASE_IDX 0
97#define regMP0_SMN_C2PMSG_65 0x0081
98#define regMP0_SMN_C2PMSG_65_BASE_IDX 0
99#define regMP0_SMN_C2PMSG_66 0x0082
100#define regMP0_SMN_C2PMSG_66_BASE_IDX 0
101#define regMP0_SMN_C2PMSG_67 0x0083
102#define regMP0_SMN_C2PMSG_67_BASE_IDX 0
103#define regMP0_SMN_C2PMSG_68 0x0084
104#define regMP0_SMN_C2PMSG_68_BASE_IDX 0
105#define regMP0_SMN_C2PMSG_69 0x0085
106#define regMP0_SMN_C2PMSG_69_BASE_IDX 0
107#define regMP0_SMN_C2PMSG_70 0x0086
108#define regMP0_SMN_C2PMSG_70_BASE_IDX 0
109#define regMP0_SMN_C2PMSG_71 0x0087
110#define regMP0_SMN_C2PMSG_71_BASE_IDX 0
111#define regMP0_SMN_C2PMSG_72 0x0088
112#define regMP0_SMN_C2PMSG_72_BASE_IDX 0
113#define regMP0_SMN_C2PMSG_73 0x0089
114#define regMP0_SMN_C2PMSG_73_BASE_IDX 0
115#define regMP0_SMN_C2PMSG_74 0x008a
116#define regMP0_SMN_C2PMSG_74_BASE_IDX 0
117#define regMP0_SMN_C2PMSG_75 0x008b
118#define regMP0_SMN_C2PMSG_75_BASE_IDX 0
119#define regMP0_SMN_C2PMSG_76 0x008c
120#define regMP0_SMN_C2PMSG_76_BASE_IDX 0
121#define regMP0_SMN_C2PMSG_77 0x008d
122#define regMP0_SMN_C2PMSG_77_BASE_IDX 0
123#define regMP0_SMN_C2PMSG_78 0x008e
124#define regMP0_SMN_C2PMSG_78_BASE_IDX 0
125#define regMP0_SMN_C2PMSG_79 0x008f
126#define regMP0_SMN_C2PMSG_79_BASE_IDX 0
127#define regMP0_SMN_C2PMSG_80 0x0090
128#define regMP0_SMN_C2PMSG_80_BASE_IDX 0
129#define regMP0_SMN_C2PMSG_81 0x0091
130#define regMP0_SMN_C2PMSG_81_BASE_IDX 0
131#define regMP0_SMN_C2PMSG_82 0x0092
132#define regMP0_SMN_C2PMSG_82_BASE_IDX 0
133#define regMP0_SMN_C2PMSG_83 0x0093
134#define regMP0_SMN_C2PMSG_83_BASE_IDX 0
135#define regMP0_SMN_C2PMSG_84 0x0094
136#define regMP0_SMN_C2PMSG_84_BASE_IDX 0
137#define regMP0_SMN_C2PMSG_85 0x0095
138#define regMP0_SMN_C2PMSG_85_BASE_IDX 0
139#define regMP0_SMN_C2PMSG_86 0x0096
140#define regMP0_SMN_C2PMSG_86_BASE_IDX 0
141#define regMP0_SMN_C2PMSG_87 0x0097
142#define regMP0_SMN_C2PMSG_87_BASE_IDX 0
143#define regMP0_SMN_C2PMSG_88 0x0098
144#define regMP0_SMN_C2PMSG_88_BASE_IDX 0
145#define regMP0_SMN_C2PMSG_89 0x0099
146#define regMP0_SMN_C2PMSG_89_BASE_IDX 0
147#define regMP0_SMN_C2PMSG_90 0x009a
148#define regMP0_SMN_C2PMSG_90_BASE_IDX 0
149#define regMP0_SMN_C2PMSG_91 0x009b
150#define regMP0_SMN_C2PMSG_91_BASE_IDX 0
151#define regMP0_SMN_C2PMSG_92 0x009c
152#define regMP0_SMN_C2PMSG_92_BASE_IDX 0
153#define regMP0_SMN_C2PMSG_93 0x009d
154#define regMP0_SMN_C2PMSG_93_BASE_IDX 0
155#define regMP0_SMN_C2PMSG_94 0x009e
156#define regMP0_SMN_C2PMSG_94_BASE_IDX 0
157#define regMP0_SMN_C2PMSG_95 0x009f
158#define regMP0_SMN_C2PMSG_95_BASE_IDX 0
159#define regMP0_SMN_C2PMSG_96 0x00a0
160#define regMP0_SMN_C2PMSG_96_BASE_IDX 0
161#define regMP0_SMN_C2PMSG_97 0x00a1
162#define regMP0_SMN_C2PMSG_97_BASE_IDX 0
163#define regMP0_SMN_C2PMSG_98 0x00a2
164#define regMP0_SMN_C2PMSG_98_BASE_IDX 0
165#define regMP0_SMN_C2PMSG_99 0x00a3
166#define regMP0_SMN_C2PMSG_99_BASE_IDX 0
167#define regMP0_SMN_C2PMSG_100 0x00a4
168#define regMP0_SMN_C2PMSG_100_BASE_IDX 0
169#define regMP0_SMN_C2PMSG_101 0x00a5
170#define regMP0_SMN_C2PMSG_101_BASE_IDX 0
171#define regMP0_SMN_C2PMSG_102 0x00a6
172#define regMP0_SMN_C2PMSG_102_BASE_IDX 0
173#define regMP0_SMN_C2PMSG_103 0x00a7
174#define regMP0_SMN_C2PMSG_103_BASE_IDX 0
175#define regMP0_SMN_C2PMSG_104 0x00a8
176#define regMP0_SMN_C2PMSG_104_BASE_IDX 0
177#define regMP0_SMN_C2PMSG_105 0x00a9
178#define regMP0_SMN_C2PMSG_105_BASE_IDX 0
179#define regMP0_SMN_C2PMSG_106 0x00aa
180#define regMP0_SMN_C2PMSG_106_BASE_IDX 0
181#define regMP0_SMN_C2PMSG_107 0x00ab
182#define regMP0_SMN_C2PMSG_107_BASE_IDX 0
183#define regMP0_SMN_C2PMSG_108 0x00ac
184#define regMP0_SMN_C2PMSG_108_BASE_IDX 0
185#define regMP0_SMN_C2PMSG_109 0x00ad
186#define regMP0_SMN_C2PMSG_109_BASE_IDX 0
187#define regMP0_SMN_C2PMSG_110 0x00ae
188#define regMP0_SMN_C2PMSG_110_BASE_IDX 0
189#define regMP0_SMN_C2PMSG_111 0x00af
190#define regMP0_SMN_C2PMSG_111_BASE_IDX 0
191#define regMP0_SMN_C2PMSG_112 0x00b0
192#define regMP0_SMN_C2PMSG_112_BASE_IDX 0
193#define regMP0_SMN_C2PMSG_113 0x00b1
194#define regMP0_SMN_C2PMSG_113_BASE_IDX 0
195#define regMP0_SMN_C2PMSG_114 0x00b2
196#define regMP0_SMN_C2PMSG_114_BASE_IDX 0
197#define regMP0_SMN_C2PMSG_115 0x00b3
198#define regMP0_SMN_C2PMSG_115_BASE_IDX 0
199#define regMP0_SMN_C2PMSG_116 0x00b4
200#define regMP0_SMN_C2PMSG_116_BASE_IDX 0
201#define regMP0_SMN_C2PMSG_117 0x00b5
202#define regMP0_SMN_C2PMSG_117_BASE_IDX 0
203#define regMP0_SMN_C2PMSG_118 0x00b6
204#define regMP0_SMN_C2PMSG_118_BASE_IDX 0
205#define regMP0_SMN_C2PMSG_119 0x00b7
206#define regMP0_SMN_C2PMSG_119_BASE_IDX 0
207#define regMP0_SMN_C2PMSG_120 0x00b8
208#define regMP0_SMN_C2PMSG_120_BASE_IDX 0
209#define regMP0_SMN_C2PMSG_121 0x00b9
210#define regMP0_SMN_C2PMSG_121_BASE_IDX 0
211#define regMP0_SMN_C2PMSG_122 0x00ba
212#define regMP0_SMN_C2PMSG_122_BASE_IDX 0
213#define regMP0_SMN_C2PMSG_123 0x00bb
214#define regMP0_SMN_C2PMSG_123_BASE_IDX 0
215#define regMP0_SMN_C2PMSG_124 0x00bc
216#define regMP0_SMN_C2PMSG_124_BASE_IDX 0
217#define regMP0_SMN_C2PMSG_125 0x00bd
218#define regMP0_SMN_C2PMSG_125_BASE_IDX 0
219#define regMP0_SMN_C2PMSG_126 0x00be
220#define regMP0_SMN_C2PMSG_126_BASE_IDX 0
221#define regMP0_SMN_C2PMSG_127 0x00bf
222#define regMP0_SMN_C2PMSG_127_BASE_IDX 0
223#define regMP0_SMN_IH_CREDIT 0x00c1
224#define regMP0_SMN_IH_CREDIT_BASE_IDX 0
225#define regMP0_SMN_IH_SW_INT 0x00c2
226#define regMP0_SMN_IH_SW_INT_BASE_IDX 0
227#define regMP0_SMN_IH_SW_INT_CTRL 0x00c3
228#define regMP0_SMN_IH_SW_INT_CTRL_BASE_IDX 0
229
230
231// addressBlock: mp_SmuMp1Pub_CruDec
232// base address: 0x0
233#define regMP1_FIRMWARE_FLAGS 0xbee009
234#define regMP1_FIRMWARE_FLAGS_BASE_IDX 0
235
236
237// addressBlock: mp_SmuMp1_SmnDec
238// base address: 0x0
239#define regMP1_SMN_C2PMSG_32 0x0260
240#define regMP1_SMN_C2PMSG_32_BASE_IDX 0
241#define regMP1_SMN_C2PMSG_33 0x0261
242#define regMP1_SMN_C2PMSG_33_BASE_IDX 0
243#define regMP1_SMN_C2PMSG_34 0x0262
244#define regMP1_SMN_C2PMSG_34_BASE_IDX 0
245#define regMP1_SMN_C2PMSG_35 0x0263
246#define regMP1_SMN_C2PMSG_35_BASE_IDX 0
247#define regMP1_SMN_C2PMSG_36 0x0264
248#define regMP1_SMN_C2PMSG_36_BASE_IDX 0
249#define regMP1_SMN_C2PMSG_37 0x0265
250#define regMP1_SMN_C2PMSG_37_BASE_IDX 0
251#define regMP1_SMN_C2PMSG_38 0x0266
252#define regMP1_SMN_C2PMSG_38_BASE_IDX 0
253#define regMP1_SMN_C2PMSG_39 0x0267
254#define regMP1_SMN_C2PMSG_39_BASE_IDX 0
255#define regMP1_SMN_C2PMSG_40 0x0268
256#define regMP1_SMN_C2PMSG_40_BASE_IDX 0
257#define regMP1_SMN_C2PMSG_41 0x0269
258#define regMP1_SMN_C2PMSG_41_BASE_IDX 0
259#define regMP1_SMN_C2PMSG_42 0x026a
260#define regMP1_SMN_C2PMSG_42_BASE_IDX 0
261#define regMP1_SMN_C2PMSG_43 0x026b
262#define regMP1_SMN_C2PMSG_43_BASE_IDX 0
263#define regMP1_SMN_C2PMSG_44 0x026c
264#define regMP1_SMN_C2PMSG_44_BASE_IDX 0
265#define regMP1_SMN_C2PMSG_45 0x026d
266#define regMP1_SMN_C2PMSG_45_BASE_IDX 0
267#define regMP1_SMN_C2PMSG_46 0x026e
268#define regMP1_SMN_C2PMSG_46_BASE_IDX 0
269#define regMP1_SMN_C2PMSG_47 0x026f
270#define regMP1_SMN_C2PMSG_47_BASE_IDX 0
271#define regMP1_SMN_C2PMSG_48 0x0270
272#define regMP1_SMN_C2PMSG_48_BASE_IDX 0
273#define regMP1_SMN_C2PMSG_49 0x0271
274#define regMP1_SMN_C2PMSG_49_BASE_IDX 0
275#define regMP1_SMN_C2PMSG_50 0x0272
276#define regMP1_SMN_C2PMSG_50_BASE_IDX 0
277#define regMP1_SMN_C2PMSG_51 0x0273
278#define regMP1_SMN_C2PMSG_51_BASE_IDX 0
279#define regMP1_SMN_C2PMSG_52 0x0274
280#define regMP1_SMN_C2PMSG_52_BASE_IDX 0
281#define regMP1_SMN_C2PMSG_53 0x0275
282#define regMP1_SMN_C2PMSG_53_BASE_IDX 0
283#define regMP1_SMN_C2PMSG_54 0x0276
284#define regMP1_SMN_C2PMSG_54_BASE_IDX 0
285#define regMP1_SMN_C2PMSG_55 0x0277
286#define regMP1_SMN_C2PMSG_55_BASE_IDX 0
287#define regMP1_SMN_C2PMSG_56 0x0278
288#define regMP1_SMN_C2PMSG_56_BASE_IDX 0
289#define regMP1_SMN_C2PMSG_57 0x0279
290#define regMP1_SMN_C2PMSG_57_BASE_IDX 0
291#define regMP1_SMN_C2PMSG_58 0x027a
292#define regMP1_SMN_C2PMSG_58_BASE_IDX 0
293#define regMP1_SMN_C2PMSG_59 0x027b
294#define regMP1_SMN_C2PMSG_59_BASE_IDX 0
295#define regMP1_SMN_C2PMSG_60 0x027c
296#define regMP1_SMN_C2PMSG_60_BASE_IDX 0
297#define regMP1_SMN_C2PMSG_61 0x027d
298#define regMP1_SMN_C2PMSG_61_BASE_IDX 0
299#define regMP1_SMN_C2PMSG_62 0x027e
300#define regMP1_SMN_C2PMSG_62_BASE_IDX 0
301#define regMP1_SMN_C2PMSG_63 0x027f
302#define regMP1_SMN_C2PMSG_63_BASE_IDX 0
303#define regMP1_SMN_C2PMSG_64 0x0280
304#define regMP1_SMN_C2PMSG_64_BASE_IDX 0
305#define regMP1_SMN_C2PMSG_65 0x0281
306#define regMP1_SMN_C2PMSG_65_BASE_IDX 0
307#define regMP1_SMN_C2PMSG_66 0x0282
308#define regMP1_SMN_C2PMSG_66_BASE_IDX 0
309#define regMP1_SMN_C2PMSG_67 0x0283
310#define regMP1_SMN_C2PMSG_67_BASE_IDX 0
311#define regMP1_SMN_C2PMSG_68 0x0284
312#define regMP1_SMN_C2PMSG_68_BASE_IDX 0
313#define regMP1_SMN_C2PMSG_69 0x0285
314#define regMP1_SMN_C2PMSG_69_BASE_IDX 0
315#define regMP1_SMN_C2PMSG_70 0x0286
316#define regMP1_SMN_C2PMSG_70_BASE_IDX 0
317#define regMP1_SMN_C2PMSG_71 0x0287
318#define regMP1_SMN_C2PMSG_71_BASE_IDX 0
319#define regMP1_SMN_C2PMSG_72 0x0288
320#define regMP1_SMN_C2PMSG_72_BASE_IDX 0
321#define regMP1_SMN_C2PMSG_73 0x0289
322#define regMP1_SMN_C2PMSG_73_BASE_IDX 0
323#define regMP1_SMN_C2PMSG_74 0x028a
324#define regMP1_SMN_C2PMSG_74_BASE_IDX 0
325#define regMP1_SMN_C2PMSG_75 0x028b
326#define regMP1_SMN_C2PMSG_75_BASE_IDX 0
327#define regMP1_SMN_C2PMSG_76 0x028c
328#define regMP1_SMN_C2PMSG_76_BASE_IDX 0
329#define regMP1_SMN_C2PMSG_77 0x028d
330#define regMP1_SMN_C2PMSG_77_BASE_IDX 0
331#define regMP1_SMN_C2PMSG_78 0x028e
332#define regMP1_SMN_C2PMSG_78_BASE_IDX 0
333#define regMP1_SMN_C2PMSG_79 0x028f
334#define regMP1_SMN_C2PMSG_79_BASE_IDX 0
335#define regMP1_SMN_C2PMSG_80 0x0290
336#define regMP1_SMN_C2PMSG_80_BASE_IDX 0
337#define regMP1_SMN_C2PMSG_81 0x0291
338#define regMP1_SMN_C2PMSG_81_BASE_IDX 0
339#define regMP1_SMN_C2PMSG_82 0x0292
340#define regMP1_SMN_C2PMSG_82_BASE_IDX 0
341#define regMP1_SMN_C2PMSG_83 0x0293
342#define regMP1_SMN_C2PMSG_83_BASE_IDX 0
343#define regMP1_SMN_C2PMSG_84 0x0294
344#define regMP1_SMN_C2PMSG_84_BASE_IDX 0
345#define regMP1_SMN_C2PMSG_85 0x0295
346#define regMP1_SMN_C2PMSG_85_BASE_IDX 0
347#define regMP1_SMN_C2PMSG_86 0x0296
348#define regMP1_SMN_C2PMSG_86_BASE_IDX 0
349#define regMP1_SMN_C2PMSG_87 0x0297
350#define regMP1_SMN_C2PMSG_87_BASE_IDX 0
351#define regMP1_SMN_C2PMSG_88 0x0298
352#define regMP1_SMN_C2PMSG_88_BASE_IDX 0
353#define regMP1_SMN_C2PMSG_89 0x0299
354#define regMP1_SMN_C2PMSG_89_BASE_IDX 0
355#define regMP1_SMN_C2PMSG_90 0x029a
356#define regMP1_SMN_C2PMSG_90_BASE_IDX 0
357#define regMP1_SMN_C2PMSG_91 0x029b
358#define regMP1_SMN_C2PMSG_91_BASE_IDX 0
359#define regMP1_SMN_C2PMSG_92 0x029c
360#define regMP1_SMN_C2PMSG_92_BASE_IDX 0
361#define regMP1_SMN_C2PMSG_93 0x029d
362#define regMP1_SMN_C2PMSG_93_BASE_IDX 0
363#define regMP1_SMN_C2PMSG_94 0x029e
364#define regMP1_SMN_C2PMSG_94_BASE_IDX 0
365#define regMP1_SMN_C2PMSG_95 0x029f
366#define regMP1_SMN_C2PMSG_95_BASE_IDX 0
367#define regMP1_SMN_C2PMSG_96 0x02a0
368#define regMP1_SMN_C2PMSG_96_BASE_IDX 0
369#define regMP1_SMN_C2PMSG_97 0x02a1
370#define regMP1_SMN_C2PMSG_97_BASE_IDX 0
371#define regMP1_SMN_C2PMSG_98 0x02a2
372#define regMP1_SMN_C2PMSG_98_BASE_IDX 0
373#define regMP1_SMN_C2PMSG_99 0x02a3
374#define regMP1_SMN_C2PMSG_99_BASE_IDX 0
375#define regMP1_SMN_C2PMSG_100 0x02a4
376#define regMP1_SMN_C2PMSG_100_BASE_IDX 0
377#define regMP1_SMN_C2PMSG_101 0x02a5
378#define regMP1_SMN_C2PMSG_101_BASE_IDX 0
379#define regMP1_SMN_C2PMSG_102 0x02a6
380#define regMP1_SMN_C2PMSG_102_BASE_IDX 0
381#define regMP1_SMN_C2PMSG_103 0x02a7
382#define regMP1_SMN_C2PMSG_103_BASE_IDX 0
383#define regMP1_SMN_IH_CREDIT 0x02c1
384#define regMP1_SMN_IH_CREDIT_BASE_IDX 0
385#define regMP1_SMN_IH_SW_INT 0x02c2
386#define regMP1_SMN_IH_SW_INT_BASE_IDX 0
387#define regMP1_SMN_IH_SW_INT_CTRL 0x02c3
388#define regMP1_SMN_IH_SW_INT_CTRL_BASE_IDX 0
389#define regMP1_SMN_FPS_CNT 0x02c4
390#define regMP1_SMN_FPS_CNT_BASE_IDX 0
391#define regMP1_SMN_EXT_SCRATCH0 0x0340
392#define regMP1_SMN_EXT_SCRATCH0_BASE_IDX 0
393#define regMP1_SMN_EXT_SCRATCH1 0x0341
394#define regMP1_SMN_EXT_SCRATCH1_BASE_IDX 0
395#define regMP1_SMN_EXT_SCRATCH2 0x0342
396#define regMP1_SMN_EXT_SCRATCH2_BASE_IDX 0
397#define regMP1_SMN_EXT_SCRATCH3 0x0343
398#define regMP1_SMN_EXT_SCRATCH3_BASE_IDX 0
399#define regMP1_SMN_EXT_SCRATCH4 0x0344
400#define regMP1_SMN_EXT_SCRATCH4_BASE_IDX 0
401#define regMP1_SMN_EXT_SCRATCH5 0x0345
402#define regMP1_SMN_EXT_SCRATCH5_BASE_IDX 0
403#define regMP1_SMN_EXT_SCRATCH6 0x0346
404#define regMP1_SMN_EXT_SCRATCH6_BASE_IDX 0
405#define regMP1_SMN_EXT_SCRATCH7 0x0347
406#define regMP1_SMN_EXT_SCRATCH7_BASE_IDX 0
407
408
409#endif
410

source code of linux/drivers/gpu/drm/amd/include/asic_reg/mp/mp_13_0_2_offset.h