1/*
2 * Copyright 2023 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 *
23 */
24#ifndef _mp_14_0_0_OFFSET_HEADER
25#define _mp_14_0_0_OFFSET_HEADER
26
27// addressBlock: mp_SmuMp1_SmnDec
28// base address: 0x0
29#define regMP1_SMN_C2PMSG_0 0x0240
30#define regMP1_SMN_C2PMSG_0_BASE_IDX 0
31#define regMP1_SMN_C2PMSG_1 0x0241
32#define regMP1_SMN_C2PMSG_1_BASE_IDX 0
33#define regMP1_SMN_C2PMSG_2 0x0242
34#define regMP1_SMN_C2PMSG_2_BASE_IDX 0
35#define regMP1_SMN_C2PMSG_3 0x0243
36#define regMP1_SMN_C2PMSG_3_BASE_IDX 0
37#define regMP1_SMN_C2PMSG_4 0x0244
38#define regMP1_SMN_C2PMSG_4_BASE_IDX 0
39#define regMP1_SMN_C2PMSG_5 0x0245
40#define regMP1_SMN_C2PMSG_5_BASE_IDX 0
41#define regMP1_SMN_C2PMSG_6 0x0246
42#define regMP1_SMN_C2PMSG_6_BASE_IDX 0
43#define regMP1_SMN_C2PMSG_7 0x0247
44#define regMP1_SMN_C2PMSG_7_BASE_IDX 0
45#define regMP1_SMN_C2PMSG_8 0x0248
46#define regMP1_SMN_C2PMSG_8_BASE_IDX 0
47#define regMP1_SMN_C2PMSG_9 0x0249
48#define regMP1_SMN_C2PMSG_9_BASE_IDX 0
49#define regMP1_SMN_C2PMSG_10 0x024a
50#define regMP1_SMN_C2PMSG_10_BASE_IDX 0
51#define regMP1_SMN_C2PMSG_11 0x024b
52#define regMP1_SMN_C2PMSG_11_BASE_IDX 0
53#define regMP1_SMN_C2PMSG_12 0x024c
54#define regMP1_SMN_C2PMSG_12_BASE_IDX 0
55#define regMP1_SMN_C2PMSG_13 0x024d
56#define regMP1_SMN_C2PMSG_13_BASE_IDX 0
57#define regMP1_SMN_C2PMSG_14 0x024e
58#define regMP1_SMN_C2PMSG_14_BASE_IDX 0
59#define regMP1_SMN_C2PMSG_15 0x024f
60#define regMP1_SMN_C2PMSG_15_BASE_IDX 0
61#define regMP1_SMN_C2PMSG_16 0x0250
62#define regMP1_SMN_C2PMSG_16_BASE_IDX 0
63#define regMP1_SMN_C2PMSG_17 0x0251
64#define regMP1_SMN_C2PMSG_17_BASE_IDX 0
65#define regMP1_SMN_C2PMSG_18 0x0252
66#define regMP1_SMN_C2PMSG_18_BASE_IDX 0
67#define regMP1_SMN_C2PMSG_19 0x0253
68#define regMP1_SMN_C2PMSG_19_BASE_IDX 0
69#define regMP1_SMN_C2PMSG_20 0x0254
70#define regMP1_SMN_C2PMSG_20_BASE_IDX 0
71#define regMP1_SMN_C2PMSG_21 0x0255
72#define regMP1_SMN_C2PMSG_21_BASE_IDX 0
73#define regMP1_SMN_C2PMSG_22 0x0256
74#define regMP1_SMN_C2PMSG_22_BASE_IDX 0
75#define regMP1_SMN_C2PMSG_23 0x0257
76#define regMP1_SMN_C2PMSG_23_BASE_IDX 0
77#define regMP1_SMN_C2PMSG_24 0x0258
78#define regMP1_SMN_C2PMSG_24_BASE_IDX 0
79#define regMP1_SMN_C2PMSG_25 0x0259
80#define regMP1_SMN_C2PMSG_25_BASE_IDX 0
81#define regMP1_SMN_C2PMSG_26 0x025a
82#define regMP1_SMN_C2PMSG_26_BASE_IDX 0
83#define regMP1_SMN_C2PMSG_27 0x025b
84#define regMP1_SMN_C2PMSG_27_BASE_IDX 0
85#define regMP1_SMN_C2PMSG_28 0x025c
86#define regMP1_SMN_C2PMSG_28_BASE_IDX 0
87#define regMP1_SMN_C2PMSG_29 0x025d
88#define regMP1_SMN_C2PMSG_29_BASE_IDX 0
89#define regMP1_SMN_C2PMSG_30 0x025e
90#define regMP1_SMN_C2PMSG_30_BASE_IDX 0
91#define regMP1_SMN_C2PMSG_31 0x025f
92#define regMP1_SMN_C2PMSG_31_BASE_IDX 0
93#define regMP1_SMN_C2PMSG_32 0x0260
94#define regMP1_SMN_C2PMSG_32_BASE_IDX 0
95#define regMP1_SMN_C2PMSG_33 0x0261
96#define regMP1_SMN_C2PMSG_33_BASE_IDX 0
97#define regMP1_SMN_C2PMSG_34 0x0262
98#define regMP1_SMN_C2PMSG_34_BASE_IDX 0
99#define regMP1_SMN_C2PMSG_35 0x0263
100#define regMP1_SMN_C2PMSG_35_BASE_IDX 0
101#define regMP1_SMN_C2PMSG_36 0x0264
102#define regMP1_SMN_C2PMSG_36_BASE_IDX 0
103#define regMP1_SMN_C2PMSG_37 0x0265
104#define regMP1_SMN_C2PMSG_37_BASE_IDX 0
105#define regMP1_SMN_C2PMSG_38 0x0266
106#define regMP1_SMN_C2PMSG_38_BASE_IDX 0
107#define regMP1_SMN_C2PMSG_39 0x0267
108#define regMP1_SMN_C2PMSG_39_BASE_IDX 0
109#define regMP1_SMN_C2PMSG_40 0x0268
110#define regMP1_SMN_C2PMSG_40_BASE_IDX 0
111#define regMP1_SMN_C2PMSG_41 0x0269
112#define regMP1_SMN_C2PMSG_41_BASE_IDX 0
113#define regMP1_SMN_C2PMSG_42 0x026a
114#define regMP1_SMN_C2PMSG_42_BASE_IDX 0
115#define regMP1_SMN_C2PMSG_43 0x026b
116#define regMP1_SMN_C2PMSG_43_BASE_IDX 0
117#define regMP1_SMN_C2PMSG_44 0x026c
118#define regMP1_SMN_C2PMSG_44_BASE_IDX 0
119#define regMP1_SMN_C2PMSG_45 0x026d
120#define regMP1_SMN_C2PMSG_45_BASE_IDX 0
121#define regMP1_SMN_C2PMSG_46 0x026e
122#define regMP1_SMN_C2PMSG_46_BASE_IDX 0
123#define regMP1_SMN_C2PMSG_47 0x026f
124#define regMP1_SMN_C2PMSG_47_BASE_IDX 0
125#define regMP1_SMN_C2PMSG_48 0x0270
126#define regMP1_SMN_C2PMSG_48_BASE_IDX 0
127#define regMP1_SMN_C2PMSG_49 0x0271
128#define regMP1_SMN_C2PMSG_49_BASE_IDX 0
129#define regMP1_SMN_C2PMSG_50 0x0272
130#define regMP1_SMN_C2PMSG_50_BASE_IDX 0
131#define regMP1_SMN_C2PMSG_51 0x0273
132#define regMP1_SMN_C2PMSG_51_BASE_IDX 0
133#define regMP1_SMN_C2PMSG_52 0x0274
134#define regMP1_SMN_C2PMSG_52_BASE_IDX 0
135#define regMP1_SMN_C2PMSG_53 0x0275
136#define regMP1_SMN_C2PMSG_53_BASE_IDX 0
137#define regMP1_SMN_C2PMSG_54 0x0276
138#define regMP1_SMN_C2PMSG_54_BASE_IDX 0
139#define regMP1_SMN_C2PMSG_55 0x0277
140#define regMP1_SMN_C2PMSG_55_BASE_IDX 0
141#define regMP1_SMN_C2PMSG_56 0x0278
142#define regMP1_SMN_C2PMSG_56_BASE_IDX 0
143#define regMP1_SMN_C2PMSG_57 0x0279
144#define regMP1_SMN_C2PMSG_57_BASE_IDX 0
145#define regMP1_SMN_C2PMSG_58 0x027a
146#define regMP1_SMN_C2PMSG_58_BASE_IDX 0
147#define regMP1_SMN_C2PMSG_59 0x027b
148#define regMP1_SMN_C2PMSG_59_BASE_IDX 0
149#define regMP1_SMN_C2PMSG_60 0x027c
150#define regMP1_SMN_C2PMSG_60_BASE_IDX 0
151#define regMP1_SMN_C2PMSG_61 0x027d
152#define regMP1_SMN_C2PMSG_61_BASE_IDX 0
153#define regMP1_SMN_C2PMSG_62 0x027e
154#define regMP1_SMN_C2PMSG_62_BASE_IDX 0
155#define regMP1_SMN_C2PMSG_63 0x027f
156#define regMP1_SMN_C2PMSG_63_BASE_IDX 0
157#define regMP1_SMN_C2PMSG_64 0x0280
158#define regMP1_SMN_C2PMSG_64_BASE_IDX 0
159#define regMP1_SMN_C2PMSG_65 0x0281
160#define regMP1_SMN_C2PMSG_65_BASE_IDX 0
161#define regMP1_SMN_C2PMSG_66 0x0282
162#define regMP1_SMN_C2PMSG_66_BASE_IDX 0
163#define regMP1_SMN_C2PMSG_67 0x0283
164#define regMP1_SMN_C2PMSG_67_BASE_IDX 0
165#define regMP1_SMN_C2PMSG_68 0x0284
166#define regMP1_SMN_C2PMSG_68_BASE_IDX 0
167#define regMP1_SMN_C2PMSG_69 0x0285
168#define regMP1_SMN_C2PMSG_69_BASE_IDX 0
169#define regMP1_SMN_C2PMSG_70 0x0286
170#define regMP1_SMN_C2PMSG_70_BASE_IDX 0
171#define regMP1_SMN_C2PMSG_71 0x0287
172#define regMP1_SMN_C2PMSG_71_BASE_IDX 0
173#define regMP1_SMN_C2PMSG_72 0x0288
174#define regMP1_SMN_C2PMSG_72_BASE_IDX 0
175#define regMP1_SMN_C2PMSG_73 0x0289
176#define regMP1_SMN_C2PMSG_73_BASE_IDX 0
177#define regMP1_SMN_C2PMSG_74 0x028a
178#define regMP1_SMN_C2PMSG_74_BASE_IDX 0
179#define regMP1_SMN_C2PMSG_75 0x028b
180#define regMP1_SMN_C2PMSG_75_BASE_IDX 0
181#define regMP1_SMN_C2PMSG_76 0x028c
182#define regMP1_SMN_C2PMSG_76_BASE_IDX 0
183#define regMP1_SMN_C2PMSG_77 0x028d
184#define regMP1_SMN_C2PMSG_77_BASE_IDX 0
185#define regMP1_SMN_C2PMSG_78 0x028e
186#define regMP1_SMN_C2PMSG_78_BASE_IDX 0
187#define regMP1_SMN_C2PMSG_79 0x028f
188#define regMP1_SMN_C2PMSG_79_BASE_IDX 0
189#define regMP1_SMN_C2PMSG_80 0x0290
190#define regMP1_SMN_C2PMSG_80_BASE_IDX 0
191#define regMP1_SMN_C2PMSG_81 0x0291
192#define regMP1_SMN_C2PMSG_81_BASE_IDX 0
193#define regMP1_SMN_C2PMSG_82 0x0292
194#define regMP1_SMN_C2PMSG_82_BASE_IDX 0
195#define regMP1_SMN_C2PMSG_83 0x0293
196#define regMP1_SMN_C2PMSG_83_BASE_IDX 0
197#define regMP1_SMN_C2PMSG_84 0x0294
198#define regMP1_SMN_C2PMSG_84_BASE_IDX 0
199#define regMP1_SMN_C2PMSG_85 0x0295
200#define regMP1_SMN_C2PMSG_85_BASE_IDX 0
201#define regMP1_SMN_C2PMSG_86 0x0296
202#define regMP1_SMN_C2PMSG_86_BASE_IDX 0
203#define regMP1_SMN_C2PMSG_87 0x0297
204#define regMP1_SMN_C2PMSG_87_BASE_IDX 0
205#define regMP1_SMN_C2PMSG_88 0x0298
206#define regMP1_SMN_C2PMSG_88_BASE_IDX 0
207#define regMP1_SMN_C2PMSG_89 0x0299
208#define regMP1_SMN_C2PMSG_89_BASE_IDX 0
209#define regMP1_SMN_C2PMSG_90 0x029a
210#define regMP1_SMN_C2PMSG_90_BASE_IDX 0
211#define regMP1_SMN_C2PMSG_91 0x029b
212#define regMP1_SMN_C2PMSG_91_BASE_IDX 0
213#define regMP1_SMN_C2PMSG_92 0x029c
214#define regMP1_SMN_C2PMSG_92_BASE_IDX 0
215#define regMP1_SMN_C2PMSG_93 0x029d
216#define regMP1_SMN_C2PMSG_93_BASE_IDX 0
217#define regMP1_SMN_C2PMSG_94 0x029e
218#define regMP1_SMN_C2PMSG_94_BASE_IDX 0
219#define regMP1_SMN_C2PMSG_95 0x029f
220#define regMP1_SMN_C2PMSG_95_BASE_IDX 0
221#define regMP1_SMN_C2PMSG_96 0x02a0
222#define regMP1_SMN_C2PMSG_96_BASE_IDX 0
223#define regMP1_SMN_C2PMSG_97 0x02a1
224#define regMP1_SMN_C2PMSG_97_BASE_IDX 0
225#define regMP1_SMN_C2PMSG_98 0x02a2
226#define regMP1_SMN_C2PMSG_98_BASE_IDX 0
227#define regMP1_SMN_C2PMSG_99 0x02a3
228#define regMP1_SMN_C2PMSG_99_BASE_IDX 0
229#define regMP1_SMN_C2PMSG_100 0x02a4
230#define regMP1_SMN_C2PMSG_100_BASE_IDX 0
231#define regMP1_SMN_C2PMSG_101 0x02a5
232#define regMP1_SMN_C2PMSG_101_BASE_IDX 0
233#define regMP1_SMN_C2PMSG_102 0x02a6
234#define regMP1_SMN_C2PMSG_102_BASE_IDX 0
235#define regMP1_SMN_C2PMSG_103 0x02a7
236#define regMP1_SMN_C2PMSG_103_BASE_IDX 0
237#define regMP1_SMN_C2PMSG_104 0x02a8
238#define regMP1_SMN_C2PMSG_104_BASE_IDX 0
239#define regMP1_SMN_C2PMSG_105 0x02a9
240#define regMP1_SMN_C2PMSG_105_BASE_IDX 0
241#define regMP1_SMN_C2PMSG_106 0x02aa
242#define regMP1_SMN_C2PMSG_106_BASE_IDX 0
243#define regMP1_SMN_C2PMSG_107 0x02ab
244#define regMP1_SMN_C2PMSG_107_BASE_IDX 0
245#define regMP1_SMN_C2PMSG_108 0x02ac
246#define regMP1_SMN_C2PMSG_108_BASE_IDX 0
247#define regMP1_SMN_C2PMSG_109 0x02ad
248#define regMP1_SMN_C2PMSG_109_BASE_IDX 0
249#define regMP1_SMN_C2PMSG_110 0x02ae
250#define regMP1_SMN_C2PMSG_110_BASE_IDX 0
251#define regMP1_SMN_C2PMSG_111 0x02af
252#define regMP1_SMN_C2PMSG_111_BASE_IDX 0
253#define regMP1_SMN_C2PMSG_112 0x02b0
254#define regMP1_SMN_C2PMSG_112_BASE_IDX 0
255#define regMP1_SMN_C2PMSG_113 0x02b1
256#define regMP1_SMN_C2PMSG_113_BASE_IDX 0
257#define regMP1_SMN_C2PMSG_114 0x02b2
258#define regMP1_SMN_C2PMSG_114_BASE_IDX 0
259#define regMP1_SMN_C2PMSG_115 0x02b3
260#define regMP1_SMN_C2PMSG_115_BASE_IDX 0
261#define regMP1_SMN_C2PMSG_116 0x02b4
262#define regMP1_SMN_C2PMSG_116_BASE_IDX 0
263#define regMP1_SMN_C2PMSG_117 0x02b5
264#define regMP1_SMN_C2PMSG_117_BASE_IDX 0
265#define regMP1_SMN_C2PMSG_118 0x02b6
266#define regMP1_SMN_C2PMSG_118_BASE_IDX 0
267#define regMP1_SMN_C2PMSG_119 0x02b7
268#define regMP1_SMN_C2PMSG_119_BASE_IDX 0
269#define regMP1_SMN_C2PMSG_120 0x02b8
270#define regMP1_SMN_C2PMSG_120_BASE_IDX 0
271#define regMP1_SMN_C2PMSG_121 0x02b9
272#define regMP1_SMN_C2PMSG_121_BASE_IDX 0
273#define regMP1_SMN_C2PMSG_122 0x02ba
274#define regMP1_SMN_C2PMSG_122_BASE_IDX 0
275#define regMP1_SMN_C2PMSG_123 0x02bb
276#define regMP1_SMN_C2PMSG_123_BASE_IDX 0
277#define regMP1_SMN_C2PMSG_124 0x02bc
278#define regMP1_SMN_C2PMSG_124_BASE_IDX 0
279#define regMP1_SMN_C2PMSG_125 0x02bd
280#define regMP1_SMN_C2PMSG_125_BASE_IDX 0
281#define regMP1_SMN_C2PMSG_126 0x02be
282#define regMP1_SMN_C2PMSG_126_BASE_IDX 0
283#define regMP1_SMN_C2PMSG_127 0x02bf
284#define regMP1_SMN_C2PMSG_127_BASE_IDX 0
285#define regMP1_SMN_IH_CREDIT 0x0340
286#define regMP1_SMN_IH_CREDIT_BASE_IDX 0
287#define regMP1_SMN_IH_SW_INT 0x0341
288#define regMP1_SMN_IH_SW_INT_BASE_IDX 0
289#define regMP1_SMN_IH_SW_INT_CTRL 0x0342
290#define regMP1_SMN_IH_SW_INT_CTRL_BASE_IDX 0
291#define regMP1_SMN_FPS_CNT 0x0343
292#define regMP1_SMN_FPS_CNT_BASE_IDX 0
293#define regMP1_SMN_EXT_SCRATCH0 0x03c0
294#define regMP1_SMN_EXT_SCRATCH0_BASE_IDX 0
295#define regMP1_SMN_EXT_SCRATCH1 0x03c1
296#define regMP1_SMN_EXT_SCRATCH1_BASE_IDX 0
297#define regMP1_SMN_EXT_SCRATCH2 0x03c2
298#define regMP1_SMN_EXT_SCRATCH2_BASE_IDX 0
299#define regMP1_SMN_EXT_SCRATCH3 0x03c3
300#define regMP1_SMN_EXT_SCRATCH3_BASE_IDX 0
301#define regMP1_SMN_EXT_SCRATCH4 0x03c4
302#define regMP1_SMN_EXT_SCRATCH4_BASE_IDX 0
303#define regMP1_SMN_EXT_SCRATCH5 0x03c5
304#define regMP1_SMN_EXT_SCRATCH5_BASE_IDX 0
305#define regMP1_SMN_EXT_SCRATCH6 0x03c6
306#define regMP1_SMN_EXT_SCRATCH6_BASE_IDX 0
307#define regMP1_SMN_EXT_SCRATCH7 0x03c7
308#define regMP1_SMN_EXT_SCRATCH7_BASE_IDX 0
309#define regMP1_SMN_EXT_SCRATCH8 0x03c8
310#define regMP1_SMN_EXT_SCRATCH8_BASE_IDX 0
311#define regMP1_SMN_EXT_SCRATCH9 0x03c9
312#define regMP1_SMN_EXT_SCRATCH9_BASE_IDX 0
313#define regMP1_SMN_EXT_SCRATCH10 0x03ca
314#define regMP1_SMN_EXT_SCRATCH10_BASE_IDX 0
315#define regMP1_SMN_EXT_SCRATCH11 0x03cb
316#define regMP1_SMN_EXT_SCRATCH11_BASE_IDX 0
317#define regMP1_SMN_EXT_SCRATCH12 0x03cc
318#define regMP1_SMN_EXT_SCRATCH12_BASE_IDX 0
319#define regMP1_SMN_EXT_SCRATCH13 0x03cd
320#define regMP1_SMN_EXT_SCRATCH13_BASE_IDX 0
321#define regMP1_SMN_EXT_SCRATCH14 0x03ce
322#define regMP1_SMN_EXT_SCRATCH14_BASE_IDX 0
323#define regMP1_SMN_EXT_SCRATCH15 0x03cf
324#define regMP1_SMN_EXT_SCRATCH15_BASE_IDX 0
325#define regMP1_SMN_EXT_SCRATCH16 0x03d0
326#define regMP1_SMN_EXT_SCRATCH16_BASE_IDX 0
327#define regMP1_SMN_EXT_SCRATCH17 0x03d1
328#define regMP1_SMN_EXT_SCRATCH17_BASE_IDX 0
329#define regMP1_SMN_EXT_SCRATCH18 0x03d2
330#define regMP1_SMN_EXT_SCRATCH18_BASE_IDX 0
331#define regMP1_SMN_EXT_SCRATCH19 0x03d3
332#define regMP1_SMN_EXT_SCRATCH19_BASE_IDX 0
333#define regMP1_SMN_EXT_SCRATCH20 0x03d4
334#define regMP1_SMN_EXT_SCRATCH20_BASE_IDX 0
335#define regMP1_SMN_EXT_SCRATCH21 0x03d5
336#define regMP1_SMN_EXT_SCRATCH21_BASE_IDX 0
337#define regMP1_SMN_EXT_SCRATCH22 0x03d6
338#define regMP1_SMN_EXT_SCRATCH22_BASE_IDX 0
339#define regMP1_SMN_EXT_SCRATCH23 0x03d7
340#define regMP1_SMN_EXT_SCRATCH23_BASE_IDX 0
341#define regMP1_SMN_EXT_SCRATCH24 0x03d8
342#define regMP1_SMN_EXT_SCRATCH24_BASE_IDX 0
343#define regMP1_SMN_EXT_SCRATCH25 0x03d9
344#define regMP1_SMN_EXT_SCRATCH25_BASE_IDX 0
345#define regMP1_SMN_EXT_SCRATCH26 0x03da
346#define regMP1_SMN_EXT_SCRATCH26_BASE_IDX 0
347#define regMP1_SMN_EXT_SCRATCH27 0x03db
348#define regMP1_SMN_EXT_SCRATCH27_BASE_IDX 0
349#define regMP1_SMN_EXT_SCRATCH28 0x03dc
350#define regMP1_SMN_EXT_SCRATCH28_BASE_IDX 0
351#define regMP1_SMN_EXT_SCRATCH29 0x03dd
352#define regMP1_SMN_EXT_SCRATCH29_BASE_IDX 0
353#define regMP1_SMN_EXT_SCRATCH30 0x03de
354#define regMP1_SMN_EXT_SCRATCH30_BASE_IDX 0
355#define regMP1_SMN_EXT_SCRATCH31 0x03df
356#define regMP1_SMN_EXT_SCRATCH31_BASE_IDX 0
357
358
359#endif
360

source code of linux/drivers/gpu/drm/amd/include/asic_reg/mp/mp_14_0_0_offset.h