</
1/*
2 * Copyright 2006-2007 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 */
22
23
24/****************************************************************************/
25/*Portion I: Definitions shared between VBIOS and Driver */
26/****************************************************************************/
27
28#ifndef _ATOMBIOS_H
29#define _ATOMBIOS_H
30
31#define ATOM_VERSION_MAJOR 0x00020000
32#define ATOM_VERSION_MINOR 0x00000002
33
34#define ATOM_HEADER_VERSION (ATOM_VERSION_MAJOR | ATOM_VERSION_MINOR)
35
36/* Endianness should be specified before inclusion,
37 * default to little endian
38 */
39#ifndef ATOM_BIG_ENDIAN
40#error Endian not specified
41#endif
42
43#ifdef _H2INC
44 #ifndef ULONG
45 typedef unsigned long ULONG;
46 #endif
47
48 #ifndef UCHAR
49 typedef unsigned char UCHAR;
50 #endif
51
52 #ifndef USHORT
53 typedef unsigned short USHORT;
54 #endif
55#endif
56
57#define ATOM_DAC_A 0
58#define ATOM_DAC_B 1
59#define ATOM_EXT_DAC 2
60
61#define ATOM_CRTC1 0
62#define ATOM_CRTC2 1
63#define ATOM_CRTC3 2
64#define ATOM_CRTC4 3
65#define ATOM_CRTC5 4
66#define ATOM_CRTC6 5
67
68#define ATOM_UNDERLAY_PIPE0 16
69#define ATOM_UNDERLAY_PIPE1 17
70
71#define ATOM_CRTC_INVALID 0xFF
72
73#define ATOM_DIGA 0
74#define ATOM_DIGB 1
75
76#define ATOM_PPLL1 0
77#define ATOM_PPLL2 1
78#define ATOM_DCPLL 2
79#define ATOM_PPLL0 2
80#define ATOM_PPLL3 3
81
82#define ATOM_PHY_PLL0 4
83#define ATOM_PHY_PLL1 5
84
85#define ATOM_EXT_PLL1 8
86#define ATOM_GCK_DFS 8
87#define ATOM_EXT_PLL2 9
88#define ATOM_FCH_CLK 9
89#define ATOM_EXT_CLOCK 10
90#define ATOM_DP_DTO 11
91
92#define ATOM_COMBOPHY_PLL0 20
93#define ATOM_COMBOPHY_PLL1 21
94#define ATOM_COMBOPHY_PLL2 22
95#define ATOM_COMBOPHY_PLL3 23
96#define ATOM_COMBOPHY_PLL4 24
97#define ATOM_COMBOPHY_PLL5 25
98
99#define ATOM_PPLL_INVALID 0xFF
100
101#define ENCODER_REFCLK_SRC_P1PLL 0
102#define ENCODER_REFCLK_SRC_P2PLL 1
103#define ENCODER_REFCLK_SRC_DCPLL 2
104#define ENCODER_REFCLK_SRC_EXTCLK 3
105#define ENCODER_REFCLK_SRC_INVALID 0xFF
106
107#define ATOM_SCALER_DISABLE 0 //For Fudo, it's bypass and auto-cengter & no replication
108#define ATOM_SCALER_CENTER 1 //For Fudo, it's bypass and auto-center & auto replication
109#define ATOM_SCALER_EXPANSION 2 //For Fudo, it's 2 Tap alpha blending mode
110#define ATOM_SCALER_MULTI_EX 3 //For Fudo only, it's multi-tap mode only used to drive TV or CV, only used by Bios
111
112#define ATOM_DISABLE 0
113#define ATOM_ENABLE 1
114#define ATOM_LCD_BLOFF (ATOM_DISABLE+2)
115#define ATOM_LCD_BLON (ATOM_ENABLE+2)
116#define ATOM_LCD_BL_BRIGHTNESS_CONTROL (ATOM_ENABLE+3)
117#define ATOM_LCD_SELFTEST_START (ATOM_DISABLE+5)
118#define ATOM_LCD_SELFTEST_STOP (ATOM_ENABLE+5)
119#define ATOM_ENCODER_INIT (ATOM_DISABLE+7)
120#define ATOM_INIT (ATOM_DISABLE+7)
121#define ATOM_GET_STATUS (ATOM_DISABLE+8)
122
123#define ATOM_BLANKING 1
124#define ATOM_BLANKING_OFF 0
125
126
127#define ATOM_CRT1 0
128#define ATOM_CRT2 1
129
130#define ATOM_TV_NTSC 1
131#define ATOM_TV_NTSCJ 2
132#define ATOM_TV_PAL 3
133#define ATOM_TV_PALM 4
134#define ATOM_TV_PALCN 5
135#define ATOM_TV_PALN 6
136#define ATOM_TV_PAL60 7
137#define ATOM_TV_SECAM 8
138#define ATOM_TV_CV 16
139
140#define ATOM_DAC1_PS2 1
141#define ATOM_DAC1_CV 2
142#define ATOM_DAC1_NTSC 3
143#define ATOM_DAC1_PAL 4
144
145#define ATOM_DAC2_PS2 ATOM_DAC1_PS2
146#define ATOM_DAC2_CV ATOM_DAC1_CV
147#define ATOM_DAC2_NTSC ATOM_DAC1_NTSC
148#define ATOM_DAC2_PAL ATOM_DAC1_PAL
149
150#define ATOM_PM_ON 0
151#define ATOM_PM_STANDBY 1
152#define ATOM_PM_SUSPEND 2
153#define ATOM_PM_OFF 3
154
155// For ATOM_LVDS_INFO_V12
156// Bit0:{=0:single, =1:dual},
157// Bit1 {=0:666RGB, =1:888RGB},
158// Bit2:3:{Grey level}
159// Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}
160#define ATOM_PANEL_MISC_DUAL 0x00000001
161#define ATOM_PANEL_MISC_888RGB 0x00000002
162#define ATOM_PANEL_MISC_GREY_LEVEL 0x0000000C
163#define ATOM_PANEL_MISC_FPDI 0x00000010
164#define ATOM_PANEL_MISC_GREY_LEVEL_SHIFT 2
165#define ATOM_PANEL_MISC_SPATIAL 0x00000020
166#define ATOM_PANEL_MISC_TEMPORAL 0x00000040
167#define ATOM_PANEL_MISC_API_ENABLED 0x00000080
168
169#define MEMTYPE_DDR1 "DDR1"
170#define MEMTYPE_DDR2 "DDR2"
171#define MEMTYPE_DDR3 "DDR3"
172#define MEMTYPE_DDR4 "DDR4"
173
174#define ASIC_BUS_TYPE_PCI "PCI"
175#define ASIC_BUS_TYPE_AGP "AGP"
176#define ASIC_BUS_TYPE_PCIE "PCI_EXPRESS"
177
178//Maximum size of that FireGL flag string
179#define ATOM_FIREGL_FLAG_STRING "FGL" //Flag used to enable FireGL Support
180#define ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING 3 //sizeof( ATOM_FIREGL_FLAG_STRING )
181
182#define ATOM_FAKE_DESKTOP_STRING "DSK" //Flag used to enable mobile ASIC on Desktop
183#define ATOM_MAX_SIZE_OF_FAKE_DESKTOP_STRING ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING
184
185#define ATOM_M54T_FLAG_STRING "M54T" //Flag used to enable M54T Support
186#define ATOM_MAX_SIZE_OF_M54T_FLAG_STRING 4 //sizeof( ATOM_M54T_FLAG_STRING )
187
188#define HW_ASSISTED_I2C_STATUS_FAILURE 2
189#define HW_ASSISTED_I2C_STATUS_SUCCESS 1
190
191#pragma pack(1) // BIOS data must use byte alignment
192
193// Define offset to location of ROM header.
194#define OFFSET_TO_POINTER_TO_ATOM_ROM_HEADER 0x00000048L
195#define OFFSET_TO_ATOM_ROM_IMAGE_SIZE 0x00000002L
196
197#define OFFSET_TO_ATOMBIOS_ASIC_BUS_MEM_TYPE 0x94
198#define MAXSIZE_OF_ATOMBIOS_ASIC_BUS_MEM_TYPE 20 //including the terminator 0x0!
199#define OFFSET_TO_GET_ATOMBIOS_STRINGS_NUMBER 0x002f
200#define OFFSET_TO_GET_ATOMBIOS_STRINGS_START 0x006e
201
202/****************************************************************************/
203// Common header for all tables (Data table, Command table).
204// Every table pointed _ATOM_MASTER_DATA_TABLE has this common header.
205// And the pointer actually points to this header.
206/****************************************************************************/
207
208typedef struct _ATOM_COMMON_TABLE_HEADER
209{
210 USHORT usStructureSize;
211 UCHAR ucTableFormatRevision; //Change it when the Parser is not backward compatible
212 UCHAR ucTableContentRevision; //Change it only when the table needs to change but the firmware
213 //Image can't be updated, while Driver needs to carry the new table!
214}ATOM_COMMON_TABLE_HEADER;
215
216/****************************************************************************/
217// Structure stores the ROM header.
218/****************************************************************************/
219typedef struct _ATOM_ROM_HEADER
220{
221 ATOM_COMMON_TABLE_HEADER sHeader;
222 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios,
223 //atombios should init it as "ATOM", don't change the position
224 USHORT usBiosRuntimeSegmentAddress;
225 USHORT usProtectedModeInfoOffset;
226 USHORT usConfigFilenameOffset;
227 USHORT usCRC_BlockOffset;
228 USHORT usBIOS_BootupMessageOffset;
229 USHORT usInt10Offset;
230 USHORT usPciBusDevInitCode;
231 USHORT usIoBaseAddress;
232 USHORT usSubsystemVendorID;
233 USHORT usSubsystemID;
234 USHORT usPCI_InfoOffset;
235 USHORT usMasterCommandTableOffset;//Offest for SW to get all command table offsets, Don't change the position
236 USHORT usMasterDataTableOffset; //Offest for SW to get all data table offsets, Don't change the position
237 UCHAR ucExtendedFunctionCode;
238 UCHAR ucReserved;
239}ATOM_ROM_HEADER;
240
241
242typedef struct _ATOM_ROM_HEADER_V2_1
243{
244 ATOM_COMMON_TABLE_HEADER sHeader;
245 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios,
246 //atombios should init it as "ATOM", don't change the position
247 USHORT usBiosRuntimeSegmentAddress;
248 USHORT usProtectedModeInfoOffset;
249 USHORT usConfigFilenameOffset;
250 USHORT usCRC_BlockOffset;
251 USHORT usBIOS_BootupMessageOffset;
252 USHORT usInt10Offset;
253 USHORT usPciBusDevInitCode;
254 USHORT usIoBaseAddress;
255 USHORT usSubsystemVendorID;
256 USHORT usSubsystemID;
257 USHORT usPCI_InfoOffset;
258 USHORT usMasterCommandTableOffset;//Offest for SW to get all command table offsets, Don't change the position
259 USHORT usMasterDataTableOffset; //Offest for SW to get all data table offsets, Don't change the position
260 UCHAR ucExtendedFunctionCode;
261 UCHAR ucReserved;
262 ULONG ulPSPDirTableOffset;
263}ATOM_ROM_HEADER_V2_1;
264
265
266//==============================Command Table Portion====================================
267
268
269/****************************************************************************/
270// Structures used in Command.mtb
271/****************************************************************************/
272typedef struct _ATOM_MASTER_LIST_OF_COMMAND_TABLES{
273 USHORT ASIC_Init; //Function Table, used by various SW components,latest version 1.1
274 USHORT GetDisplaySurfaceSize; //Atomic Table, Used by Bios when enabling HW ICON
275 USHORT ASIC_RegistersInit; //Atomic Table, indirectly used by various SW components,called from ASIC_Init
276 USHORT VRAM_BlockVenderDetection; //Atomic Table, used only by Bios
277 USHORT DIGxEncoderControl; //Only used by Bios
278 USHORT MemoryControllerInit; //Atomic Table, indirectly used by various SW components,called from ASIC_Init
279 USHORT EnableCRTCMemReq; //Function Table,directly used by various SW components,latest version 2.1
280 USHORT MemoryParamAdjust; //Atomic Table, indirectly used by various SW components,called from SetMemoryClock if needed
281 USHORT DVOEncoderControl; //Function Table,directly used by various SW components,latest version 1.2
282 USHORT GPIOPinControl; //Atomic Table, only used by Bios
283 USHORT SetEngineClock; //Function Table,directly used by various SW components,latest version 1.1
284 USHORT SetMemoryClock; //Function Table,directly used by various SW components,latest version 1.1
285 USHORT SetPixelClock; //Function Table,directly used by various SW components,latest version 1.2
286 USHORT EnableDispPowerGating; //Atomic Table, indirectly used by various SW components,called from ASIC_Init
287 USHORT ResetMemoryDLL; //Atomic Table, indirectly used by various SW components,called from SetMemoryClock
288 USHORT ResetMemoryDevice; //Atomic Table, indirectly used by various SW components,called from SetMemoryClock
289 USHORT MemoryPLLInit; //Atomic Table, used only by Bios
290 USHORT AdjustDisplayPll; //Atomic Table, used by various SW componentes.
291 USHORT AdjustMemoryController; //Atomic Table, indirectly used by various SW components,called from SetMemoryClock
292 USHORT EnableASIC_StaticPwrMgt; //Atomic Table, only used by Bios
293 USHORT SetUniphyInstance; //Atomic Table, only used by Bios
294 USHORT DAC_LoadDetection; //Atomic Table, directly used by various SW components,latest version 1.2
295 USHORT LVTMAEncoderControl; //Atomic Table,directly used by various SW components,latest version 1.3
296 USHORT HW_Misc_Operation; //Atomic Table, directly used by various SW components,latest version 1.1
297 USHORT DAC1EncoderControl; //Atomic Table, directly used by various SW components,latest version 1.1
298 USHORT DAC2EncoderControl; //Atomic Table, directly used by various SW components,latest version 1.1
299 USHORT DVOOutputControl; //Atomic Table, directly used by various SW components,latest version 1.1
300 USHORT CV1OutputControl; //Atomic Table, Atomic Table, Obsolete from Ry6xx, use DAC2 Output instead
301 USHORT GetConditionalGoldenSetting; //Only used by Bios
302 USHORT SMC_Init; //Function Table,directly used by various SW components,latest version 1.1
303 USHORT PatchMCSetting; //only used by BIOS
304 USHORT MC_SEQ_Control; //only used by BIOS
305 USHORT Gfx_Harvesting; //Atomic Table, Obsolete from Ry6xx, Now only used by BIOS for GFX harvesting
306 USHORT EnableScaler; //Atomic Table, used only by Bios
307 USHORT BlankCRTC; //Atomic Table, directly used by various SW components,latest version 1.1
308 USHORT EnableCRTC; //Atomic Table, directly used by various SW components,latest version 1.1
309 USHORT GetPixelClock; //Atomic Table, directly used by various SW components,latest version 1.1
310 USHORT EnableVGA_Render; //Function Table,directly used by various SW components,latest version 1.1
311 USHORT GetSCLKOverMCLKRatio; //Atomic Table, only used by Bios
312 USHORT SetCRTC_Timing; //Atomic Table, directly used by various SW components,latest version 1.1
313 USHORT SetCRTC_OverScan; //Atomic Table, used by various SW components,latest version 1.1
314 USHORT GetSMUClockInfo; //Atomic Table, used only by Bios
315 USHORT SelectCRTC_Source; //Atomic Table, directly used by various SW components,latest version 1.1
316 USHORT EnableGraphSurfaces; //Atomic Table, used only by Bios
317 USHORT UpdateCRTC_DoubleBufferRegisters; //Atomic Table, used only by Bios
318 USHORT LUT_AutoFill; //Atomic Table, only used by Bios
319 USHORT SetDCEClock; //Atomic Table, start from DCE11.1, shared by driver and VBIOS, change DISPCLK and DPREFCLK
320 USHORT GetMemoryClock; //Atomic Table, directly used by various SW components,latest version 1.1
321 USHORT GetEngineClock; //Atomic Table, directly used by various SW components,latest version 1.1
322 USHORT SetCRTC_UsingDTDTiming; //Atomic Table, directly used by various SW components,latest version 1.1
323 USHORT ExternalEncoderControl; //Atomic Table, directly used by various SW components,latest version 2.1
324 USHORT LVTMAOutputControl; //Atomic Table, directly used by various SW components,latest version 1.1
325 USHORT VRAM_BlockDetectionByStrap; //Atomic Table, used only by Bios
326 USHORT MemoryCleanUp; //Atomic Table, only used by Bios
327 USHORT ProcessI2cChannelTransaction; //Function Table,only used by Bios
328 USHORT WriteOneByteToHWAssistedI2C; //Function Table,indirectly used by various SW components
329 USHORT ReadHWAssistedI2CStatus; //Atomic Table, indirectly used by various SW components
330 USHORT SpeedFanControl; //Function Table,indirectly used by various SW components,called from ASIC_Init
331 USHORT PowerConnectorDetection; //Atomic Table, directly used by various SW components,latest version 1.1
332 USHORT MC_Synchronization; //Atomic Table, indirectly used by various SW components,called from SetMemoryClock
333 USHORT ComputeMemoryEnginePLL; //Atomic Table, indirectly used by various SW components,called from SetMemory/EngineClock
334 USHORT Gfx_Init; //Atomic Table, indirectly used by various SW components,called from SetMemory or SetEngineClock
335 USHORT VRAM_GetCurrentInfoBlock; //Atomic Table, used only by Bios
336 USHORT DynamicMemorySettings; //Atomic Table, indirectly used by various SW components,called from SetMemoryClock
337 USHORT MemoryTraining; //Atomic Table, used only by Bios
338 USHORT EnableSpreadSpectrumOnPPLL; //Atomic Table, directly used by various SW components,latest version 1.2
339 USHORT TMDSAOutputControl; //Atomic Table, directly used by various SW components,latest version 1.1
340 USHORT SetVoltage; //Function Table,directly and/or indirectly used by various SW components,latest version 1.1
341 USHORT DAC1OutputControl; //Atomic Table, directly used by various SW components,latest version 1.1
342 USHORT ReadEfuseValue; //Atomic Table, directly used by various SW components,latest version 1.1
343 USHORT ComputeMemoryClockParam; //Function Table,only used by Bios, obsolete soon.Switch to use "ReadEDIDFromHWAssistedI2C"
344 USHORT ClockSource; //Atomic Table, indirectly used by various SW components,called from ASIC_Init
345 USHORT MemoryDeviceInit; //Atomic Table, indirectly used by various SW components,called from SetMemoryClock
346 USHORT GetDispObjectInfo; //Atomic Table, indirectly used by various SW components,called from EnableVGARender
347 USHORT DIG1EncoderControl; //Atomic Table,directly used by various SW components,latest version 1.1
348 USHORT DIG2EncoderControl; //Atomic Table,directly used by various SW components,latest version 1.1
349 USHORT DIG1TransmitterControl; //Atomic Table,directly used by various SW components,latest version 1.1
350 USHORT DIG2TransmitterControl; //Atomic Table,directly used by various SW components,latest version 1.1
351 USHORT ProcessAuxChannelTransaction; //Function Table,only used by Bios
352 USHORT DPEncoderService; //Function Table,only used by Bios
353 USHORT GetVoltageInfo; //Function Table,only used by Bios since SI
354}ATOM_MASTER_LIST_OF_COMMAND_TABLES;
355
356// For backward compatible
357#define ReadEDIDFromHWAssistedI2C ProcessI2cChannelTransaction
358#define DPTranslatorControl DIG2EncoderControl
359#define UNIPHYTransmitterControl DIG1TransmitterControl
360#define LVTMATransmitterControl DIG2TransmitterControl
361#define SetCRTC_DPM_State GetConditionalGoldenSetting
362#define ASIC_StaticPwrMgtStatusChange SetUniphyInstance
363#define HPDInterruptService ReadHWAssistedI2CStatus
364#define EnableVGA_Access GetSCLKOverMCLKRatio
365#define EnableYUV GetDispObjectInfo
366#define DynamicClockGating EnableDispPowerGating
367#define SetupHWAssistedI2CStatus ComputeMemoryClockParam
368#define DAC2OutputControl ReadEfuseValue
369
370#define TMDSAEncoderControl PatchMCSetting
371#define LVDSEncoderControl MC_SEQ_Control
372#define LCD1OutputControl HW_Misc_Operation
373#define TV1OutputControl Gfx_Harvesting
374#define TVEncoderControl SMC_Init
375#define EnableHW_IconCursor SetDCEClock
376#define SetCRTC_Replication GetSMUClockInfo
377
378#define MemoryRefreshConversion Gfx_Init
379
380typedef struct _ATOM_MASTER_COMMAND_TABLE
381{
382 ATOM_COMMON_TABLE_HEADER sHeader;
383 ATOM_MASTER_LIST_OF_COMMAND_TABLES ListOfCommandTables;
384}ATOM_MASTER_COMMAND_TABLE;
385
386/****************************************************************************/
387// Structures used in every command table
388/****************************************************************************/
389typedef struct _ATOM_TABLE_ATTRIBUTE
390{
391#if ATOM_BIG_ENDIAN
392 USHORT UpdatedByUtility:1; //[15]=Table updated by utility flag
393 USHORT PS_SizeInBytes:7; //[14:8]=Size of parameter space in Bytes (multiple of a dword),
394 USHORT WS_SizeInBytes:8; //[7:0]=Size of workspace in Bytes (in multiple of a dword),
395#else
396 USHORT WS_SizeInBytes:8; //[7:0]=Size of workspace in Bytes (in multiple of a dword),
397 USHORT PS_SizeInBytes:7; //[14:8]=Size of parameter space in Bytes (multiple of a dword),
398 USHORT UpdatedByUtility:1; //[15]=Table updated by utility flag
399#endif
400}ATOM_TABLE_ATTRIBUTE;
401
402/****************************************************************************/
403// Common header for all command tables.
404// Every table pointed by _ATOM_MASTER_COMMAND_TABLE has this common header.
405// And the pointer actually points to this header.
406/****************************************************************************/
407typedef struct _ATOM_COMMON_ROM_COMMAND_TABLE_HEADER
408{
409 ATOM_COMMON_TABLE_HEADER CommonHeader;
410 ATOM_TABLE_ATTRIBUTE TableAttribute;
411}ATOM_COMMON_ROM_COMMAND_TABLE_HEADER;
412
413/****************************************************************************/
414// Structures used by ComputeMemoryEnginePLLTable
415/****************************************************************************/
416
417#define COMPUTE_MEMORY_PLL_PARAM 1
418#define COMPUTE_ENGINE_PLL_PARAM 2
419#define ADJUST_MC_SETTING_PARAM 3
420
421/****************************************************************************/
422// Structures used by AdjustMemoryControllerTable
423/****************************************************************************/
424typedef struct _ATOM_ADJUST_MEMORY_CLOCK_FREQ
425{
426#if ATOM_BIG_ENDIAN
427 ULONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_3[7]=0 - Program the right Data Block
428 ULONG ulMemoryModuleNumber:7; // BYTE_3[6:0]
429 ULONG ulClockFreq:24;
430#else
431 ULONG ulClockFreq:24;
432 ULONG ulMemoryModuleNumber:7; // BYTE_3[6:0]
433 ULONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_3[7]=0 - Program the right Data Block
434#endif
435}ATOM_ADJUST_MEMORY_CLOCK_FREQ;
436#define POINTER_RETURN_FLAG 0x80
437
438typedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS
439{
440 ULONG ulClock; //When returen, it's the re-calculated clock based on given Fb_div Post_Div and ref_div
441 UCHAR ucAction; //0:reserved //1:Memory //2:Engine
442 UCHAR ucReserved; //may expand to return larger Fbdiv later
443 UCHAR ucFbDiv; //return value
444 UCHAR ucPostDiv; //return value
445}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS;
446
447typedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2
448{
449 ULONG ulClock; //When return, [23:0] return real clock
450 UCHAR ucAction; //0:reserved;COMPUTE_MEMORY_PLL_PARAM:Memory;COMPUTE_ENGINE_PLL_PARAM:Engine. it return ref_div to be written to register
451 USHORT usFbDiv; //return Feedback value to be written to register
452 UCHAR ucPostDiv; //return post div to be written to register
453}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2;
454
455#define COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS
456
457#define SET_CLOCK_FREQ_MASK 0x00FFFFFF //Clock change tables only take bit [23:0] as the requested clock value
458#define USE_NON_BUS_CLOCK_MASK 0x01000000 //Applicable to both memory and engine clock change, when set, it uses another clock as the temporary clock (engine uses memory and vice versa)
459#define USE_MEMORY_SELF_REFRESH_MASK 0x02000000 //Only applicable to memory clock change, when set, using memory self refresh during clock transition
460#define SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE 0x04000000 //Only applicable to memory clock change, when set, the table will skip predefined internal memory parameter change
461#define FIRST_TIME_CHANGE_CLOCK 0x08000000 //Applicable to both memory and engine clock change,when set, it means this is 1st time to change clock after ASIC bootup
462#define SKIP_SW_PROGRAM_PLL 0x10000000 //Applicable to both memory and engine clock change, when set, it means the table will not program SPLL/MPLL
463#define USE_SS_ENABLED_PIXEL_CLOCK USE_NON_BUS_CLOCK_MASK
464
465#define b3USE_NON_BUS_CLOCK_MASK 0x01 //Applicable to both memory and engine clock change, when set, it uses another clock as the temporary clock (engine uses memory and vice versa)
466#define b3USE_MEMORY_SELF_REFRESH 0x02 //Only applicable to memory clock change, when set, using memory self refresh during clock transition
467#define b3SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE 0x04 //Only applicable to memory clock change, when set, the table will skip predefined internal memory parameter change
468#define b3FIRST_TIME_CHANGE_CLOCK 0x08 //Applicable to both memory and engine clock change,when set, it means this is 1st time to change clock after ASIC bootup
469#define b3SKIP_SW_PROGRAM_PLL 0x10 //Applicable to both memory and engine clock change, when set, it means the table will not program SPLL/MPLL
470#define b3DRAM_SELF_REFRESH_EXIT 0x20 //Applicable to DRAM self refresh exit only. when set, it means it will go to program DRAM self refresh exit path
471#define b3SRIOV_INIT_BOOT 0x40 //Use by HV GPU driver only, to load uCode. for ASIC_InitTable SCLK parameter only
472#define b3SRIOV_LOAD_UCODE 0x40 //Use by HV GPU driver only, to load uCode. for ASIC_InitTable SCLK parameter only
473#define b3SRIOV_SKIP_ASIC_INIT 0x02 //Use by HV GPU driver only, skip ASIC_Init for primary adapter boot. for ASIC_InitTable SCLK parameter only
474
475typedef struct _ATOM_COMPUTE_CLOCK_FREQ
476{
477#if ATOM_BIG_ENDIAN
478 ULONG ulComputeClockFlag:8; // =1: COMPUTE_MEMORY_PLL_PARAM, =2: COMPUTE_ENGINE_PLL_PARAM
479 ULONG ulClockFreq:24; // in unit of 10kHz
480#else
481 ULONG ulClockFreq:24; // in unit of 10kHz
482 ULONG ulComputeClockFlag:8; // =1: COMPUTE_MEMORY_PLL_PARAM, =2: COMPUTE_ENGINE_PLL_PARAM
483#endif
484}ATOM_COMPUTE_CLOCK_FREQ;
485
486typedef struct _ATOM_S_MPLL_FB_DIVIDER
487{
488 USHORT usFbDivFrac;
489 USHORT usFbDiv;
490}ATOM_S_MPLL_FB_DIVIDER;
491
492typedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3
493{
494 union
495 {
496 ATOM_COMPUTE_CLOCK_FREQ ulClock; //Input Parameter
497 ULONG ulClockParams; //ULONG access for BE
498 ATOM_S_MPLL_FB_DIVIDER ulFbDiv; //Output Parameter
499 };
500 UCHAR ucRefDiv; //Output Parameter
501 UCHAR ucPostDiv; //Output Parameter
502 UCHAR ucCntlFlag; //Output Parameter
503 UCHAR ucReserved;
504}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3;
505
506// ucCntlFlag
507#define ATOM_PLL_CNTL_FLAG_PLL_POST_DIV_EN 1
508#define ATOM_PLL_CNTL_FLAG_MPLL_VCO_MODE 2
509#define ATOM_PLL_CNTL_FLAG_FRACTION_DISABLE 4
510#define ATOM_PLL_CNTL_FLAG_SPLL_ISPARE_9 8
511
512
513// V4 are only used for APU which PLL outside GPU
514typedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4
515{
516#if ATOM_BIG_ENDIAN
517 ULONG ucPostDiv:8; //return parameter: post divider which is used to program to register directly
518 ULONG ulClock:24; //Input= target clock, output = actual clock
519#else
520 ULONG ulClock:24; //Input= target clock, output = actual clock
521 ULONG ucPostDiv:8; //return parameter: post divider which is used to program to register directly
522#endif
523}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4;
524
525typedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V5
526{
527 union
528 {
529 ATOM_COMPUTE_CLOCK_FREQ ulClock; //Input Parameter
530 ULONG ulClockParams; //ULONG access for BE
531 ATOM_S_MPLL_FB_DIVIDER ulFbDiv; //Output Parameter
532 };
533 UCHAR ucRefDiv; //Output Parameter
534 UCHAR ucPostDiv; //Output Parameter
535 union
536 {
537 UCHAR ucCntlFlag; //Output Flags
538 UCHAR ucInputFlag; //Input Flags. ucInputFlag[0] - Strobe(1)/Performance(0) mode
539 };
540 UCHAR ucReserved;
541}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V5;
542
543
544typedef struct _COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_6
545{
546 ATOM_COMPUTE_CLOCK_FREQ ulClock; //Input Parameter
547 ULONG ulReserved[2];
548}COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_6;
549
550//ATOM_COMPUTE_CLOCK_FREQ.ulComputeClockFlag
551#define COMPUTE_GPUCLK_INPUT_FLAG_CLK_TYPE_MASK 0x0f
552#define COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK 0x00
553#define COMPUTE_GPUCLK_INPUT_FLAG_SCLK 0x01
554
555
556typedef struct _COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_6
557{
558 COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 ulClock; //Output Parameter: ucPostDiv=DFS divider
559 ATOM_S_MPLL_FB_DIVIDER ulFbDiv; //Output Parameter: PLL FB divider
560 UCHAR ucPllRefDiv; //Output Parameter: PLL ref divider
561 UCHAR ucPllPostDiv; //Output Parameter: PLL post divider
562 UCHAR ucPllCntlFlag; //Output Flags: control flag
563 UCHAR ucReserved;
564}COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_6;
565
566//ucPllCntlFlag
567#define SPLL_CNTL_FLAG_VCO_MODE_MASK 0x03
568
569typedef struct _COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_7
570{
571 ATOM_COMPUTE_CLOCK_FREQ ulClock; //Input Parameter
572 ULONG ulReserved[5];
573}COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_7;
574
575//ATOM_COMPUTE_CLOCK_FREQ.ulComputeClockFlag
576#define COMPUTE_GPUCLK_INPUT_FLAG_CLK_TYPE_MASK 0x0f
577#define COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK 0x00
578#define COMPUTE_GPUCLK_INPUT_FLAG_SCLK 0x01
579
580typedef struct _COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_7
581{
582 COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 ulClock; //Output Parameter: ucPostDiv=DFS divider
583 USHORT usSclk_fcw_frac; //fractional divider of fcw = usSclk_fcw_frac/65536
584 USHORT usSclk_fcw_int; //integer divider of fcwc
585 UCHAR ucSclkPostDiv; //PLL post divider = 2^ucSclkPostDiv
586 UCHAR ucSclkVcoMode; //0: 4G~8Ghz, 1:3G~6Ghz,3: 2G~4Ghz, 2:Reserved
587 UCHAR ucSclkPllRange; //GreenTable SCLK PLL range entry index ( 0~7 )
588 UCHAR ucSscEnable;
589 USHORT usSsc_fcw1_frac; //fcw1_frac when SSC enable
590 USHORT usSsc_fcw1_int; //fcw1_int when SSC enable
591 USHORT usReserved;
592 USHORT usPcc_fcw_int;
593 USHORT usSsc_fcw_slew_frac; //fcw_slew_frac when SSC enable
594 USHORT usPcc_fcw_slew_frac;
595}COMPUTE_GPU_CLOCK_OUTPUT_PARAMETERS_V1_7;
596
597// ucInputFlag
598#define ATOM_PLL_INPUT_FLAG_PLL_STROBE_MODE_EN 1 // 1-StrobeMode, 0-PerformanceMode
599
600// use for ComputeMemoryClockParamTable
601typedef struct _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_1
602{
603 union
604 {
605 ULONG ulClock;
606 ATOM_S_MPLL_FB_DIVIDER ulFbDiv; //Output:UPPER_WORD=FB_DIV_INTEGER, LOWER_WORD=FB_DIV_FRAC shl (16-FB_FRACTION_BITS)
607 };
608 UCHAR ucDllSpeed; //Output
609 UCHAR ucPostDiv; //Output
610 union{
611 UCHAR ucInputFlag; //Input : ATOM_PLL_INPUT_FLAG_PLL_STROBE_MODE_EN: 1-StrobeMode, 0-PerformanceMode
612 UCHAR ucPllCntlFlag; //Output:
613 };
614 UCHAR ucBWCntl;
615}COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_1;
616
617// definition of ucInputFlag
618#define MPLL_INPUT_FLAG_STROBE_MODE_EN 0x01
619// definition of ucPllCntlFlag
620#define MPLL_CNTL_FLAG_VCO_MODE_MASK 0x03
621#define MPLL_CNTL_FLAG_BYPASS_DQ_PLL 0x04
622#define MPLL_CNTL_FLAG_QDR_ENABLE 0x08
623#define MPLL_CNTL_FLAG_AD_HALF_RATE 0x10
624
625//MPLL_CNTL_FLAG_BYPASS_AD_PLL has a wrong name, should be BYPASS_DQ_PLL
626#define MPLL_CNTL_FLAG_BYPASS_AD_PLL 0x04
627
628// use for ComputeMemoryClockParamTable
629typedef struct _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_2
630{
631 COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 ulClock;
632 ULONG ulReserved;
633}COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_2;
634
635typedef struct _COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_3
636{
637 COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4 ulClock;
638 USHORT usMclk_fcw_frac; //fractional divider of fcw = usSclk_fcw_frac/65536
639 USHORT usMclk_fcw_int; //integer divider of fcwc
640}COMPUTE_MEMORY_CLOCK_PARAM_PARAMETERS_V2_3;
641
642//Input parameter of DynamicMemorySettingsTable
643//when ATOM_COMPUTE_CLOCK_FREQ.ulComputeClockFlag = COMPUTE_MEMORY_PLL_PARAM
644typedef struct _DYNAMICE_MEMORY_SETTINGS_PARAMETER
645{
646 ATOM_COMPUTE_CLOCK_FREQ ulClock;
647 ULONG ulReserved[2];
648}DYNAMICE_MEMORY_SETTINGS_PARAMETER;
649
650//Input parameter of DynamicMemorySettingsTable
651//when ATOM_COMPUTE_CLOCK_FREQ.ulComputeClockFlag == COMPUTE_ENGINE_PLL_PARAM
652typedef struct _DYNAMICE_ENGINE_SETTINGS_PARAMETER
653{
654 ATOM_COMPUTE_CLOCK_FREQ ulClock;
655 ULONG ulMemoryClock;
656 ULONG ulReserved;
657}DYNAMICE_ENGINE_SETTINGS_PARAMETER;
658
659//Input parameter of DynamicMemorySettingsTable ver2.1 and above
660//when ATOM_COMPUTE_CLOCK_FREQ.ulComputeClockFlag == ADJUST_MC_SETTING_PARAM
661typedef struct _DYNAMICE_MC_DPM_SETTINGS_PARAMETER
662{
663 ATOM_COMPUTE_CLOCK_FREQ ulClock;
664 UCHAR ucMclkDPMState;
665 UCHAR ucReserved[3];
666 ULONG ulReserved;
667}DYNAMICE_MC_DPM_SETTINGS_PARAMETER;
668
669//ucMclkDPMState
670#define DYNAMIC_MC_DPM_SETTING_LOW_DPM_STATE 0
671#define DYNAMIC_MC_DPM_SETTING_MEDIUM_DPM_STATE 1
672#define DYNAMIC_MC_DPM_SETTING_HIGH_DPM_STATE 2
673
674typedef union _DYNAMICE_MEMORY_SETTINGS_PARAMETER_V2_1
675{
676 DYNAMICE_MEMORY_SETTINGS_PARAMETER asMCReg;
677 DYNAMICE_ENGINE_SETTINGS_PARAMETER asMCArbReg;
678 DYNAMICE_MC_DPM_SETTINGS_PARAMETER asDPMMCReg;
679}DYNAMICE_MEMORY_SETTINGS_PARAMETER_V2_1;
680
681
682/****************************************************************************/
683// Structures used by SetEngineClockTable
684/****************************************************************************/
685typedef struct _SET_ENGINE_CLOCK_PARAMETERS
686{
687 ULONG ulTargetEngineClock; //In 10Khz unit
688}SET_ENGINE_CLOCK_PARAMETERS;
689
690typedef struct _SET_ENGINE_CLOCK_PS_ALLOCATION
691{
692 ULONG ulTargetEngineClock; //In 10Khz unit
693 COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;
694}SET_ENGINE_CLOCK_PS_ALLOCATION;
695
696typedef struct _SET_ENGINE_CLOCK_PS_ALLOCATION_V1_2
697{
698 ULONG ulTargetEngineClock; //In 10Khz unit
699 COMPUTE_GPU_CLOCK_INPUT_PARAMETERS_V1_7 sReserved;
700}SET_ENGINE_CLOCK_PS_ALLOCATION_V1_2;
701
702
703/****************************************************************************/
704// Structures used by SetMemoryClockTable
705/****************************************************************************/
706typedef struct _SET_MEMORY_CLOCK_PARAMETERS
707{
708 ULONG ulTargetMemoryClock; //In 10Khz unit
709}SET_MEMORY_CLOCK_PARAMETERS;
710
711typedef struct _SET_MEMORY_CLOCK_PS_ALLOCATION
712{
713 ULONG ulTargetMemoryClock; //In 10Khz unit
714 COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;
715}SET_MEMORY_CLOCK_PS_ALLOCATION;
716
717/****************************************************************************/
718// Structures used by ASIC_Init.ctb
719/****************************************************************************/
720typedef struct _ASIC_INIT_PARAMETERS
721{
722 ULONG ulDefaultEngineClock; //In 10Khz unit
723 ULONG ulDefaultMemoryClock; //In 10Khz unit
724}ASIC_INIT_PARAMETERS;
725
726typedef struct _ASIC_INIT_PS_ALLOCATION
727{
728 ASIC_INIT_PARAMETERS sASICInitClocks;
729 SET_ENGINE_CLOCK_PS_ALLOCATION sReserved; //Caller doesn't need to init this structure
730}ASIC_INIT_PS_ALLOCATION;
731
732typedef struct _ASIC_INIT_CLOCK_PARAMETERS
733{
734 ULONG ulClkFreqIn10Khz:24;
735 ULONG ucClkFlag:8;
736}ASIC_INIT_CLOCK_PARAMETERS;
737
738typedef struct _ASIC_INIT_PARAMETERS_V1_2
739{
740 ASIC_INIT_CLOCK_PARAMETERS asSclkClock; //In 10Khz unit
741 ASIC_INIT_CLOCK_PARAMETERS asMemClock; //In 10Khz unit
742}ASIC_INIT_PARAMETERS_V1_2;
743
744typedef struct _ASIC_INIT_PS_ALLOCATION_V1_2
745{
746 ASIC_INIT_PARAMETERS_V1_2 sASICInitClocks;
747 ULONG ulReserved[8];
748}ASIC_INIT_PS_ALLOCATION_V1_2;
749
750/****************************************************************************/
751// Structure used by DynamicClockGatingTable.ctb
752/****************************************************************************/
753typedef struct _DYNAMIC_CLOCK_GATING_PARAMETERS
754{
755 UCHAR ucEnable; // ATOM_ENABLE or ATOM_DISABLE
756 UCHAR ucPadding[3];
757}DYNAMIC_CLOCK_GATING_PARAMETERS;
758#define DYNAMIC_CLOCK_GATING_PS_ALLOCATION DYNAMIC_CLOCK_GATING_PARAMETERS
759
760/****************************************************************************/
761// Structure used by EnableDispPowerGatingTable.ctb
762/****************************************************************************/
763typedef struct _ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1
764{
765 UCHAR ucDispPipeId; // ATOM_CRTC1, ATOM_CRTC2, ...
766 UCHAR ucEnable; // ATOM_ENABLE or ATOM_DISABLE
767 UCHAR ucPadding[2];
768}ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1;
769
770typedef struct _ENABLE_DISP_POWER_GATING_PS_ALLOCATION
771{
772 UCHAR ucDispPipeId; // ATOM_CRTC1, ATOM_CRTC2, ...
773 UCHAR ucEnable; // ATOM_ENABLE/ATOM_DISABLE/ATOM_INIT
774 UCHAR ucPadding[2];
775 ULONG ulReserved[4];
776}ENABLE_DISP_POWER_GATING_PS_ALLOCATION;
777
778/****************************************************************************/
779// Structure used by EnableASIC_StaticPwrMgtTable.ctb
780/****************************************************************************/
781typedef struct _ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS
782{
783 UCHAR ucEnable; // ATOM_ENABLE or ATOM_DISABLE
784 UCHAR ucPadding[3];
785}ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS;
786#define ENABLE_ASIC_STATIC_PWR_MGT_PS_ALLOCATION ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS
787
788/****************************************************************************/
789// Structures used by DAC_LoadDetectionTable.ctb
790/****************************************************************************/
791typedef struct _DAC_LOAD_DETECTION_PARAMETERS
792{
793 USHORT usDeviceID; //{ATOM_DEVICE_CRTx_SUPPORT,ATOM_DEVICE_TVx_SUPPORT,ATOM_DEVICE_CVx_SUPPORT}
794 UCHAR ucDacType; //{ATOM_DAC_A,ATOM_DAC_B, ATOM_EXT_DAC}
795 UCHAR ucMisc; //Valid only when table revision =1.3 and above
796}DAC_LOAD_DETECTION_PARAMETERS;
797
798// DAC_LOAD_DETECTION_PARAMETERS.ucMisc
799#define DAC_LOAD_MISC_YPrPb 0x01
800
801typedef struct _DAC_LOAD_DETECTION_PS_ALLOCATION
802{
803 DAC_LOAD_DETECTION_PARAMETERS sDacload;
804 ULONG Reserved[2];// Don't set this one, allocation for EXT DAC
805}DAC_LOAD_DETECTION_PS_ALLOCATION;
806
807/****************************************************************************/
808// Structures used by DAC1EncoderControlTable.ctb and DAC2EncoderControlTable.ctb
809/****************************************************************************/
810typedef struct _DAC_ENCODER_CONTROL_PARAMETERS
811{
812 USHORT usPixelClock; // in 10KHz; for bios convenient
813 UCHAR ucDacStandard; // See definition of ATOM_DACx_xxx, For DEC3.0, bit 7 used as internal flag to indicate DAC2 (==1) or DAC1 (==0)
814 UCHAR ucAction; // 0: turn off encoder
815 // 1: setup and turn on encoder
816 // 7: ATOM_ENCODER_INIT Initialize DAC
817}DAC_ENCODER_CONTROL_PARAMETERS;
818
819#define DAC_ENCODER_CONTROL_PS_ALLOCATION DAC_ENCODER_CONTROL_PARAMETERS
820
821/****************************************************************************/
822// Structures used by DIG1EncoderControlTable
823// DIG2EncoderControlTable
824// ExternalEncoderControlTable
825/****************************************************************************/
826typedef struct _DIG_ENCODER_CONTROL_PARAMETERS
827{
828 USHORT usPixelClock; // in 10KHz; for bios convenient
829 UCHAR ucConfig;
830 // [2] Link Select:
831 // =0: PHY linkA if bfLane<3
832 // =1: PHY linkB if bfLanes<3
833 // =0: PHY linkA+B if bfLanes=3
834 // [3] Transmitter Sel
835 // =0: UNIPHY or PCIEPHY
836 // =1: LVTMA
837 UCHAR ucAction; // =0: turn off encoder
838 // =1: turn on encoder
839 UCHAR ucEncoderMode;
840 // =0: DP encoder
841 // =1: LVDS encoder
842 // =2: DVI encoder
843 // =3: HDMI encoder
844 // =4: SDVO encoder
845 UCHAR ucLaneNum; // how many lanes to enable
846 UCHAR ucReserved[2];
847}DIG_ENCODER_CONTROL_PARAMETERS;
848#define DIG_ENCODER_CONTROL_PS_ALLOCATION DIG_ENCODER_CONTROL_PARAMETERS
849#define EXTERNAL_ENCODER_CONTROL_PARAMETER DIG_ENCODER_CONTROL_PARAMETERS
850
851//ucConfig
852#define ATOM_ENCODER_CONFIG_DPLINKRATE_MASK 0x01
853#define ATOM_ENCODER_CONFIG_DPLINKRATE_1_62GHZ 0x00
854#define ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ 0x01
855#define ATOM_ENCODER_CONFIG_DPLINKRATE_5_40GHZ 0x02
856#define ATOM_ENCODER_CONFIG_LINK_SEL_MASK 0x04
857#define ATOM_ENCODER_CONFIG_LINKA 0x00
858#define ATOM_ENCODER_CONFIG_LINKB 0x04
859#define ATOM_ENCODER_CONFIG_LINKA_B ATOM_TRANSMITTER_CONFIG_LINKA
860#define ATOM_ENCODER_CONFIG_LINKB_A ATOM_ENCODER_CONFIG_LINKB
861#define ATOM_ENCODER_CONFIG_TRANSMITTER_SEL_MASK 0x08
862#define ATOM_ENCODER_CONFIG_UNIPHY 0x00
863#define ATOM_ENCODER_CONFIG_LVTMA 0x08
864#define ATOM_ENCODER_CONFIG_TRANSMITTER1 0x00
865#define ATOM_ENCODER_CONFIG_TRANSMITTER2 0x08
866#define ATOM_ENCODER_CONFIG_DIGB 0x80 // VBIOS Internal use, outside SW should set this bit=0
867// ucAction
868// ATOM_ENABLE: Enable Encoder
869// ATOM_DISABLE: Disable Encoder
870
871//ucEncoderMode
872#define ATOM_ENCODER_MODE_DP 0
873#define ATOM_ENCODER_MODE_LVDS 1
874#define ATOM_ENCODER_MODE_DVI 2
875#define ATOM_ENCODER_MODE_HDMI 3
876#define ATOM_ENCODER_MODE_SDVO 4
877#define ATOM_ENCODER_MODE_DP_AUDIO 5
878#define ATOM_ENCODER_MODE_TV 13
879#define ATOM_ENCODER_MODE_CV 14
880#define ATOM_ENCODER_MODE_CRT 15
881#define ATOM_ENCODER_MODE_DVO 16
882#define ATOM_ENCODER_MODE_DP_SST ATOM_ENCODER_MODE_DP // For DP1.2
883#define ATOM_ENCODER_MODE_DP_MST 5 // For DP1.2
884
885
886typedef struct _ATOM_DIG_ENCODER_CONFIG_V2
887{
888#if ATOM_BIG_ENDIAN
889 UCHAR ucReserved1:2;
890 UCHAR ucTransmitterSel:2; // =0: UniphyAB, =1: UniphyCD =2: UniphyEF
891 UCHAR ucLinkSel:1; // =0: linkA/C/E =1: linkB/D/F
892 UCHAR ucReserved:1;
893 UCHAR ucDPLinkRate:1; // =0: 1.62Ghz, =1: 2.7Ghz
894#else
895 UCHAR ucDPLinkRate:1; // =0: 1.62Ghz, =1: 2.7Ghz
896 UCHAR ucReserved:1;
897 UCHAR ucLinkSel:1; // =0: linkA/C/E =1: linkB/D/F
898 UCHAR ucTransmitterSel:2; // =0: UniphyAB, =1: UniphyCD =2: UniphyEF
899 UCHAR ucReserved1:2;
900#endif
901}ATOM_DIG_ENCODER_CONFIG_V2;
902
903
904typedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V2
905{
906 USHORT usPixelClock; // in 10KHz; for bios convenient
907 ATOM_DIG_ENCODER_CONFIG_V2 acConfig;
908 UCHAR ucAction;
909 UCHAR ucEncoderMode;
910 // =0: DP encoder
911 // =1: LVDS encoder
912 // =2: DVI encoder
913 // =3: HDMI encoder
914 // =4: SDVO encoder
915 UCHAR ucLaneNum; // how many lanes to enable
916 UCHAR ucStatus; // = DP_LINK_TRAINING_COMPLETE or DP_LINK_TRAINING_INCOMPLETE, only used by VBIOS with command ATOM_ENCODER_CMD_QUERY_DP_LINK_TRAINING_STATUS
917 UCHAR ucReserved;
918}DIG_ENCODER_CONTROL_PARAMETERS_V2;
919
920//ucConfig
921#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_MASK 0x01
922#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_1_62GHZ 0x00
923#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_2_70GHZ 0x01
924#define ATOM_ENCODER_CONFIG_V2_LINK_SEL_MASK 0x04
925#define ATOM_ENCODER_CONFIG_V2_LINKA 0x00
926#define ATOM_ENCODER_CONFIG_V2_LINKB 0x04
927#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER_SEL_MASK 0x18
928#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER1 0x00
929#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER2 0x08
930#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER3 0x10
931
932// ucAction:
933// ATOM_DISABLE
934// ATOM_ENABLE
935#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_START 0x08
936#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1 0x09
937#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2 0x0a
938#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN3 0x13
939#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE 0x0b
940#define ATOM_ENCODER_CMD_DP_VIDEO_OFF 0x0c
941#define ATOM_ENCODER_CMD_DP_VIDEO_ON 0x0d
942#define ATOM_ENCODER_CMD_QUERY_DP_LINK_TRAINING_STATUS 0x0e
943#define ATOM_ENCODER_CMD_SETUP 0x0f
944#define ATOM_ENCODER_CMD_SETUP_PANEL_MODE 0x10
945
946// New Command for DIGxEncoderControlTable v1.5
947#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN4 0x14
948#define ATOM_ENCODER_CMD_STREAM_SETUP 0x0F //change name ATOM_ENCODER_CMD_SETUP
949#define ATOM_ENCODER_CMD_LINK_SETUP 0x11 //internal use, called by other Command Table
950#define ATOM_ENCODER_CMD_ENCODER_BLANK 0x12 //internal use, called by other Command Table
951
952// ucStatus
953#define ATOM_ENCODER_STATUS_LINK_TRAINING_COMPLETE 0x10
954#define ATOM_ENCODER_STATUS_LINK_TRAINING_INCOMPLETE 0x00
955
956//ucTableFormatRevision=1
957//ucTableContentRevision=3
958// Following function ENABLE sub-function will be used by driver when TMDS/HDMI/LVDS is used, disable function will be used by driver
959typedef struct _ATOM_DIG_ENCODER_CONFIG_V3
960{
961#if ATOM_BIG_ENDIAN
962 UCHAR ucReserved1:1;
963 UCHAR ucDigSel:3; // =0/1/2/3/4/5: DIG0/1/2/3/4/5 (In register spec also referred as DIGA/B/C/D/E/F)
964 UCHAR ucReserved:3;
965 UCHAR ucDPLinkRate:1; // =0: 1.62Ghz, =1: 2.7Ghz
966#else
967 UCHAR ucDPLinkRate:1; // =0: 1.62Ghz, =1: 2.7Ghz
968 UCHAR ucReserved:3;
969 UCHAR ucDigSel:3; // =0/1/2/3/4/5: DIG0/1/2/3/4/5 (In register spec also referred as DIGA/B/C/D/E/F)
970 UCHAR ucReserved1:1;
971#endif
972}ATOM_DIG_ENCODER_CONFIG_V3;
973
974#define ATOM_ENCODER_CONFIG_V3_DPLINKRATE_MASK 0x03
975#define ATOM_ENCODER_CONFIG_V3_DPLINKRATE_1_62GHZ 0x00
976#define ATOM_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ 0x01
977#define ATOM_ENCODER_CONFIG_V3_ENCODER_SEL 0x70
978#define ATOM_ENCODER_CONFIG_V3_DIG0_ENCODER 0x00
979#define ATOM_ENCODER_CONFIG_V3_DIG1_ENCODER 0x10
980#define ATOM_ENCODER_CONFIG_V3_DIG2_ENCODER 0x20
981#define ATOM_ENCODER_CONFIG_V3_DIG3_ENCODER 0x30
982#define ATOM_ENCODER_CONFIG_V3_DIG4_ENCODER 0x40
983#define ATOM_ENCODER_CONFIG_V3_DIG5_ENCODER 0x50
984
985typedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V3
986{
987 USHORT usPixelClock; // in 10KHz; for bios convenient
988 ATOM_DIG_ENCODER_CONFIG_V3 acConfig;
989 UCHAR ucAction;
990 union{
991 UCHAR ucEncoderMode;
992 // =0: DP encoder
993 // =1: LVDS encoder
994 // =2: DVI encoder
995 // =3: HDMI encoder
996 // =4: SDVO encoder
997 // =5: DP audio
998 UCHAR ucPanelMode; // only valid when ucAction == ATOM_ENCODER_CMD_SETUP_PANEL_MODE
999 // =0: external DP
1000 // =0x1: internal DP2
1001 // =0x11: internal DP1 for NutMeg/Travis DP translator
1002 };
1003 UCHAR ucLaneNum; // how many lanes to enable
1004 UCHAR ucBitPerColor; // only valid for DP mode when ucAction = ATOM_ENCODER_CMD_SETUP
1005 UCHAR ucReserved;
1006}DIG_ENCODER_CONTROL_PARAMETERS_V3;
1007
1008//ucTableFormatRevision=1
1009//ucTableContentRevision=4
1010// start from NI
1011// Following function ENABLE sub-function will be used by driver when TMDS/HDMI/LVDS is used, disable function will be used by driver
1012typedef struct _ATOM_DIG_ENCODER_CONFIG_V4
1013{
1014#if ATOM_BIG_ENDIAN
1015 UCHAR ucReserved1:1;
1016 UCHAR ucDigSel:3; // =0/1/2/3/4/5: DIG0/1/2/3/4/5 (In register spec also referred as DIGA/B/C/D/E/F)
1017 UCHAR ucReserved:2;
1018 UCHAR ucDPLinkRate:2; // =0: 1.62Ghz, =1: 2.7Ghz, 2=5.4Ghz <= Changed comparing to previous version
1019#else
1020 UCHAR ucDPLinkRate:2; // =0: 1.62Ghz, =1: 2.7Ghz, 2=5.4Ghz <= Changed comparing to previous version
1021 UCHAR ucReserved:2;
1022 UCHAR ucDigSel:3; // =0/1/2/3/4/5: DIG0/1/2/3/4/5 (In register spec also referred as DIGA/B/C/D/E/F)
1023 UCHAR ucReserved1:1;
1024#endif
1025}ATOM_DIG_ENCODER_CONFIG_V4;
1026
1027#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_MASK 0x03
1028#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_1_62GHZ 0x00
1029#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_2_70GHZ 0x01
1030#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_5_40GHZ 0x02
1031#define ATOM_ENCODER_CONFIG_V4_DPLINKRATE_3_24GHZ 0x03
1032#define ATOM_ENCODER_CONFIG_V4_ENCODER_SEL 0x70
1033#define ATOM_ENCODER_CONFIG_V4_DIG0_ENCODER 0x00
1034#define ATOM_ENCODER_CONFIG_V4_DIG1_ENCODER 0x10
1035#define ATOM_ENCODER_CONFIG_V4_DIG2_ENCODER 0x20
1036#define ATOM_ENCODER_CONFIG_V4_DIG3_ENCODER 0x30
1037#define ATOM_ENCODER_CONFIG_V4_DIG4_ENCODER 0x40
1038#define ATOM_ENCODER_CONFIG_V4_DIG5_ENCODER 0x50
1039#define ATOM_ENCODER_CONFIG_V4_DIG6_ENCODER 0x60
1040
1041typedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V4
1042{
1043 USHORT usPixelClock; // in 10KHz; for bios convenient
1044 union{
1045 ATOM_DIG_ENCODER_CONFIG_V4 acConfig;
1046 UCHAR ucConfig;
1047 };
1048 UCHAR ucAction;
1049 union{
1050 UCHAR ucEncoderMode;
1051 // =0: DP encoder
1052 // =1: LVDS encoder
1053 // =2: DVI encoder
1054 // =3: HDMI encoder
1055 // =4: SDVO encoder
1056 // =5: DP audio
1057 UCHAR ucPanelMode; // only valid when ucAction == ATOM_ENCODER_CMD_SETUP_PANEL_MODE
1058 // =0: external DP
1059 // =0x1: internal DP2
1060 // =0x11: internal DP1 for NutMeg/Travis DP translator
1061 };
1062 UCHAR ucLaneNum; // how many lanes to enable
1063 UCHAR ucBitPerColor; // only valid for DP mode when ucAction = ATOM_ENCODER_CMD_SETUP
1064 UCHAR ucHPD_ID; // HPD ID (1-6). =0 means to skip HDP programming. New comparing to previous version
1065}DIG_ENCODER_CONTROL_PARAMETERS_V4;
1066
1067// define ucBitPerColor:
1068#define PANEL_BPC_UNDEFINE 0x00
1069#define PANEL_6BIT_PER_COLOR 0x01
1070#define PANEL_8BIT_PER_COLOR 0x02
1071#define PANEL_10BIT_PER_COLOR 0x03
1072#define PANEL_12BIT_PER_COLOR 0x04
1073#define PANEL_16BIT_PER_COLOR 0x05
1074
1075//define ucPanelMode
1076#define DP_PANEL_MODE_EXTERNAL_DP_MODE 0x00
1077#define DP_PANEL_MODE_INTERNAL_DP2_MODE 0x01
1078#define DP_PANEL_MODE_INTERNAL_DP1_MODE 0x11
1079
1080
1081typedef struct _ENCODER_STREAM_SETUP_PARAMETERS_V5
1082{
1083 UCHAR ucDigId; // 0~6 map to DIG0~DIG6
1084 UCHAR ucAction; // = ATOM_ENOCODER_CMD_STREAM_SETUP
1085 UCHAR ucDigMode; // ATOM_ENCODER_MODE_DP/ATOM_ENCODER_MODE_DVI/ATOM_ENCODER_MODE_HDMI
1086 UCHAR ucLaneNum; // Lane number
1087 ULONG ulPixelClock; // Pixel Clock in 10Khz
1088 UCHAR ucBitPerColor;
1089 UCHAR ucLinkRateIn270Mhz;//= DP link rate/270Mhz, =6: 1.62G = 10: 2.7G, =20: 5.4Ghz, =30: 8.1Ghz etc
1090 UCHAR ucReserved[2];
1091}ENCODER_STREAM_SETUP_PARAMETERS_V5;
1092
1093typedef struct _ENCODER_LINK_SETUP_PARAMETERS_V5
1094{
1095 UCHAR ucDigId; // 0~6 map to DIG0~DIG6
1096 UCHAR ucAction; // = ATOM_ENOCODER_CMD_LINK_SETUP
1097 UCHAR ucDigMode; // ATOM_ENCODER_MODE_DP/ATOM_ENCODER_MODE_DVI/ATOM_ENCODER_MODE_HDMI
1098 UCHAR ucLaneNum; // Lane number
1099 ULONG ulSymClock; // Symbol Clock in 10Khz
1100 UCHAR ucHPDSel;
1101 UCHAR ucDigEncoderSel; // DIG stream( front-end ) selection, bit0 means DIG0 FE is enable,
1102 UCHAR ucReserved[2];
1103}ENCODER_LINK_SETUP_PARAMETERS_V5;
1104
1105typedef struct _DP_PANEL_MODE_SETUP_PARAMETERS_V5
1106{
1107 UCHAR ucDigId; // 0~6 map to DIG0~DIG6
1108 UCHAR ucAction; // = ATOM_ENCODER_CMD_DPLINK_SETUP
1109 UCHAR ucPanelMode; // =0: external DP
1110 // =0x1: internal DP2
1111 // =0x11: internal DP1 NutMeg/Travis DP Translator
1112 UCHAR ucReserved;
1113 ULONG ulReserved[2];
1114}DP_PANEL_MODE_SETUP_PARAMETERS_V5;
1115
1116typedef struct _ENCODER_GENERIC_CMD_PARAMETERS_V5
1117{
1118 UCHAR ucDigId; // 0~6 map to DIG0~DIG6
1119 UCHAR ucAction; // = rest of generic encoder command which does not carry any parameters
1120 UCHAR ucReserved[2];
1121 ULONG ulReserved[2];
1122}ENCODER_GENERIC_CMD_PARAMETERS_V5;
1123
1124//ucDigId
1125#define ATOM_ENCODER_CONFIG_V5_DIG0_ENCODER 0x00
1126#define ATOM_ENCODER_CONFIG_V5_DIG1_ENCODER 0x01
1127#define ATOM_ENCODER_CONFIG_V5_DIG2_ENCODER 0x02
1128#define ATOM_ENCODER_CONFIG_V5_DIG3_ENCODER 0x03
1129#define ATOM_ENCODER_CONFIG_V5_DIG4_ENCODER 0x04
1130#define ATOM_ENCODER_CONFIG_V5_DIG5_ENCODER 0x05
1131#define ATOM_ENCODER_CONFIG_V5_DIG6_ENCODER 0x06
1132
1133
1134typedef union _DIG_ENCODER_CONTROL_PARAMETERS_V5
1135{
1136 ENCODER_GENERIC_CMD_PARAMETERS_V5 asCmdParam;
1137 ENCODER_STREAM_SETUP_PARAMETERS_V5 asStreamParam;
1138 ENCODER_LINK_SETUP_PARAMETERS_V5 asLinkParam;
1139 DP_PANEL_MODE_SETUP_PARAMETERS_V5 asDPPanelModeParam;
1140}DIG_ENCODER_CONTROL_PARAMETERS_V5;
1141
1142
1143/****************************************************************************/
1144// Structures used by UNIPHYTransmitterControlTable
1145// LVTMATransmitterControlTable
1146// DVOOutputControlTable
1147/****************************************************************************/
1148typedef struct _ATOM_DP_VS_MODE
1149{
1150 UCHAR ucLaneSel;
1151 UCHAR ucLaneSet;
1152}ATOM_DP_VS_MODE;
1153
1154typedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS
1155{
1156 union
1157 {
1158 USHORT usPixelClock; // in 10KHz; for bios convenient
1159 USHORT usInitInfo; // when init uniphy,lower 8bit is used for connector type defined in objectid.h
1160 ATOM_DP_VS_MODE asMode; // DP Voltage swing mode
1161 };
1162 UCHAR ucConfig;
1163 // [0]=0: 4 lane Link,
1164 // =1: 8 lane Link ( Dual Links TMDS )
1165 // [1]=0: InCoherent mode
1166 // =1: Coherent Mode
1167 // [2] Link Select:
1168 // =0: PHY linkA if bfLane<3
1169 // =1: PHY linkB if bfLanes<3
1170 // =0: PHY linkA+B if bfLanes=3
1171 // [5:4]PCIE lane Sel
1172 // =0: lane 0~3 or 0~7
1173 // =1: lane 4~7
1174 // =2: lane 8~11 or 8~15
1175 // =3: lane 12~15
1176 UCHAR ucAction; // =0: turn off encoder
1177 // =1: turn on encoder
1178 UCHAR ucReserved[4];
1179}DIG_TRANSMITTER_CONTROL_PARAMETERS;
1180
1181#define DIG_TRANSMITTER_CONTROL_PS_ALLOCATION DIG_TRANSMITTER_CONTROL_PARAMETERS
1182
1183//ucInitInfo
1184#define ATOM_TRAMITTER_INITINFO_CONNECTOR_MASK 0x00ff
1185
1186//ucConfig
1187#define ATOM_TRANSMITTER_CONFIG_8LANE_LINK 0x01
1188#define ATOM_TRANSMITTER_CONFIG_COHERENT 0x02
1189#define ATOM_TRANSMITTER_CONFIG_LINK_SEL_MASK 0x04
1190#define ATOM_TRANSMITTER_CONFIG_LINKA 0x00
1191#define ATOM_TRANSMITTER_CONFIG_LINKB 0x04
1192#define ATOM_TRANSMITTER_CONFIG_LINKA_B 0x00
1193#define ATOM_TRANSMITTER_CONFIG_LINKB_A 0x04
1194
1195#define ATOM_TRANSMITTER_CONFIG_ENCODER_SEL_MASK 0x08 // only used when ATOM_TRANSMITTER_ACTION_ENABLE
1196#define ATOM_TRANSMITTER_CONFIG_DIG1_ENCODER 0x00 // only used when ATOM_TRANSMITTER_ACTION_ENABLE
1197#define ATOM_TRANSMITTER_CONFIG_DIG2_ENCODER 0x08 // only used when ATOM_TRANSMITTER_ACTION_ENABLE
1198
1199#define ATOM_TRANSMITTER_CONFIG_CLKSRC_MASK 0x30
1200#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PPLL 0x00
1201#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PCIE 0x20
1202#define ATOM_TRANSMITTER_CONFIG_CLKSRC_XTALIN 0x30
1203#define ATOM_TRANSMITTER_CONFIG_LANE_SEL_MASK 0xc0
1204#define ATOM_TRANSMITTER_CONFIG_LANE_0_3 0x00
1205#define ATOM_TRANSMITTER_CONFIG_LANE_0_7 0x00
1206#define ATOM_TRANSMITTER_CONFIG_LANE_4_7 0x40
1207#define ATOM_TRANSMITTER_CONFIG_LANE_8_11 0x80
1208#define ATOM_TRANSMITTER_CONFIG_LANE_8_15 0x80
1209#define ATOM_TRANSMITTER_CONFIG_LANE_12_15 0xc0
1210
1211//ucAction
1212#define ATOM_TRANSMITTER_ACTION_DISABLE 0
1213#define ATOM_TRANSMITTER_ACTION_ENABLE 1
1214#define ATOM_TRANSMITTER_ACTION_LCD_BLOFF 2
1215#define ATOM_TRANSMITTER_ACTION_LCD_BLON 3
1216#define ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL 4
1217#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_START 5
1218#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_STOP 6
1219#define ATOM_TRANSMITTER_ACTION_INIT 7
1220#define ATOM_TRANSMITTER_ACTION_DISABLE_OUTPUT 8
1221#define ATOM_TRANSMITTER_ACTION_ENABLE_OUTPUT 9
1222#define ATOM_TRANSMITTER_ACTION_SETUP 10
1223#define ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH 11
1224#define ATOM_TRANSMITTER_ACTION_POWER_ON 12
1225#define ATOM_TRANSMITTER_ACTION_POWER_OFF 13
1226
1227// Following are used for DigTransmitterControlTable ver1.2
1228typedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V2
1229{
1230#if ATOM_BIG_ENDIAN
1231 UCHAR ucTransmitterSel:2; //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )
1232 // =1 Dig Transmitter 2 ( Uniphy CD )
1233 // =2 Dig Transmitter 3 ( Uniphy EF )
1234 UCHAR ucReserved:1;
1235 UCHAR fDPConnector:1; //bit4=0: DP connector =1: None DP connector
1236 UCHAR ucEncoderSel:1; //bit3=0: Data/Clk path source from DIGA( DIG inst0 ). =1: Data/clk path source from DIGB ( DIG inst1 )
1237 UCHAR ucLinkSel:1; //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E
1238 // =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F
1239
1240 UCHAR fCoherentMode:1; //bit1=1: Coherent Mode ( for DVI/HDMI mode )
1241 UCHAR fDualLinkConnector:1; //bit0=1: Dual Link DVI connector
1242#else
1243 UCHAR fDualLinkConnector:1; //bit0=1: Dual Link DVI connector
1244 UCHAR fCoherentMode:1; //bit1=1: Coherent Mode ( for DVI/HDMI mode )
1245 UCHAR ucLinkSel:1; //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E
1246 // =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F
1247 UCHAR ucEncoderSel:1; //bit3=0: Data/Clk path source from DIGA( DIG inst0 ). =1: Data/clk path source from DIGB ( DIG inst1 )
1248 UCHAR fDPConnector:1; //bit4=0: DP connector =1: None DP connector
1249 UCHAR ucReserved:1;
1250 UCHAR ucTransmitterSel:2; //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )
1251 // =1 Dig Transmitter 2 ( Uniphy CD )
1252 // =2 Dig Transmitter 3 ( Uniphy EF )
1253#endif
1254}ATOM_DIG_TRANSMITTER_CONFIG_V2;
1255
1256//ucConfig
1257//Bit0
1258#define ATOM_TRANSMITTER_CONFIG_V2_DUAL_LINK_CONNECTOR 0x01
1259
1260//Bit1
1261#define ATOM_TRANSMITTER_CONFIG_V2_COHERENT 0x02
1262
1263//Bit2
1264#define ATOM_TRANSMITTER_CONFIG_V2_LINK_SEL_MASK 0x04
1265#define ATOM_TRANSMITTER_CONFIG_V2_LINKA 0x00
1266#define ATOM_TRANSMITTER_CONFIG_V2_LINKB 0x04
1267
1268// Bit3
1269#define ATOM_TRANSMITTER_CONFIG_V2_ENCODER_SEL_MASK 0x08
1270#define ATOM_TRANSMITTER_CONFIG_V2_DIG1_ENCODER 0x00 // only used when ucAction == ATOM_TRANSMITTER_ACTION_ENABLE or ATOM_TRANSMITTER_ACTION_SETUP
1271#define ATOM_TRANSMITTER_CONFIG_V2_DIG2_ENCODER 0x08 // only used when ucAction == ATOM_TRANSMITTER_ACTION_ENABLE or ATOM_TRANSMITTER_ACTION_SETUP
1272
1273// Bit4
1274#define ATOM_TRASMITTER_CONFIG_V2_DP_CONNECTOR 0x10
1275
1276// Bit7:6
1277#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER_SEL_MASK 0xC0
1278#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER1 0x00 //AB
1279#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER2 0x40 //CD
1280#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER3 0x80 //EF
1281
1282typedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V2
1283{
1284 union
1285 {
1286 USHORT usPixelClock; // in 10KHz; for bios convenient
1287 USHORT usInitInfo; // when init uniphy,lower 8bit is used for connector type defined in objectid.h
1288 ATOM_DP_VS_MODE asMode; // DP Voltage swing mode
1289 };
1290 ATOM_DIG_TRANSMITTER_CONFIG_V2 acConfig;
1291 UCHAR ucAction; // define as ATOM_TRANSMITER_ACTION_XXX
1292 UCHAR ucReserved[4];
1293}DIG_TRANSMITTER_CONTROL_PARAMETERS_V2;
1294
1295typedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V3
1296{
1297#if ATOM_BIG_ENDIAN
1298 UCHAR ucTransmitterSel:2; //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )
1299 // =1 Dig Transmitter 2 ( Uniphy CD )
1300 // =2 Dig Transmitter 3 ( Uniphy EF )
1301 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2
1302 UCHAR ucEncoderSel:1; //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F
1303 UCHAR ucLinkSel:1; //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E
1304 // =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F
1305 UCHAR fCoherentMode:1; //bit1=1: Coherent Mode ( for DVI/HDMI mode )
1306 UCHAR fDualLinkConnector:1; //bit0=1: Dual Link DVI connector
1307#else
1308 UCHAR fDualLinkConnector:1; //bit0=1: Dual Link DVI connector
1309 UCHAR fCoherentMode:1; //bit1=1: Coherent Mode ( for DVI/HDMI mode )
1310 UCHAR ucLinkSel:1; //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E
1311 // =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F
1312 UCHAR ucEncoderSel:1; //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F
1313 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2
1314 UCHAR ucTransmitterSel:2; //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )
1315 // =1 Dig Transmitter 2 ( Uniphy CD )
1316 // =2 Dig Transmitter 3 ( Uniphy EF )
1317#endif
1318}ATOM_DIG_TRANSMITTER_CONFIG_V3;
1319
1320
1321typedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V3
1322{
1323 union
1324 {
1325 USHORT usPixelClock; // in 10KHz; for bios convenient
1326 USHORT usInitInfo; // when init uniphy,lower 8bit is used for connector type defined in objectid.h
1327 ATOM_DP_VS_MODE asMode; // DP Voltage swing mode
1328 };
1329 ATOM_DIG_TRANSMITTER_CONFIG_V3 acConfig;
1330 UCHAR ucAction; // define as ATOM_TRANSMITER_ACTION_XXX
1331 UCHAR ucLaneNum;
1332 UCHAR ucReserved[3];
1333}DIG_TRANSMITTER_CONTROL_PARAMETERS_V3;
1334
1335//ucConfig
1336//Bit0
1337#define ATOM_TRANSMITTER_CONFIG_V3_DUAL_LINK_CONNECTOR 0x01
1338
1339//Bit1
1340#define ATOM_TRANSMITTER_CONFIG_V3_COHERENT 0x02
1341
1342//Bit2
1343#define ATOM_TRANSMITTER_CONFIG_V3_LINK_SEL_MASK 0x04
1344#define ATOM_TRANSMITTER_CONFIG_V3_LINKA 0x00
1345#define ATOM_TRANSMITTER_CONFIG_V3_LINKB 0x04
1346
1347// Bit3
1348#define ATOM_TRANSMITTER_CONFIG_V3_ENCODER_SEL_MASK 0x08
1349#define ATOM_TRANSMITTER_CONFIG_V3_DIG1_ENCODER 0x00
1350#define ATOM_TRANSMITTER_CONFIG_V3_DIG2_ENCODER 0x08
1351
1352// Bit5:4
1353#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SEL_MASK 0x30
1354#define ATOM_TRASMITTER_CONFIG_V3_P1PLL 0x00
1355#define ATOM_TRASMITTER_CONFIG_V3_P2PLL 0x10
1356#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SRC_EXT 0x20
1357
1358// Bit7:6
1359#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER_SEL_MASK 0xC0
1360#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER1 0x00 //AB
1361#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER2 0x40 //CD
1362#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER3 0x80 //EF
1363
1364
1365/****************************************************************************/
1366// Structures used by UNIPHYTransmitterControlTable V1.4
1367// ASIC Families: NI
1368// ucTableFormatRevision=1
1369// ucTableContentRevision=4
1370/****************************************************************************/
1371typedef struct _ATOM_DP_VS_MODE_V4
1372{
1373 UCHAR ucLaneSel;
1374 union
1375 {
1376 UCHAR ucLaneSet;
1377 struct {
1378#if ATOM_BIG_ENDIAN
1379 UCHAR ucPOST_CURSOR2:2; //Bit[7:6] Post Cursor2 Level <= New in V4
1380 UCHAR ucPRE_EMPHASIS:3; //Bit[5:3] Pre-emphasis Level
1381 UCHAR ucVOLTAGE_SWING:3; //Bit[2:0] Voltage Swing Level
1382#else
1383 UCHAR ucVOLTAGE_SWING:3; //Bit[2:0] Voltage Swing Level
1384 UCHAR ucPRE_EMPHASIS:3; //Bit[5:3] Pre-emphasis Level
1385 UCHAR ucPOST_CURSOR2:2; //Bit[7:6] Post Cursor2 Level <= New in V4
1386#endif
1387 };
1388 };
1389}ATOM_DP_VS_MODE_V4;
1390
1391typedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V4
1392{
1393#if ATOM_BIG_ENDIAN
1394 UCHAR ucTransmitterSel:2; //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )
1395 // =1 Dig Transmitter 2 ( Uniphy CD )
1396 // =2 Dig Transmitter 3 ( Uniphy EF )
1397 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, DCPLL=2, EXT_CLK=3 <= New
1398 UCHAR ucEncoderSel:1; //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F
1399 UCHAR ucLinkSel:1; //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E
1400 // =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F
1401 UCHAR fCoherentMode:1; //bit1=1: Coherent Mode ( for DVI/HDMI mode )
1402 UCHAR fDualLinkConnector:1; //bit0=1: Dual Link DVI connector
1403#else
1404 UCHAR fDualLinkConnector:1; //bit0=1: Dual Link DVI connector
1405 UCHAR fCoherentMode:1; //bit1=1: Coherent Mode ( for DVI/HDMI mode )
1406 UCHAR ucLinkSel:1; //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E
1407 // =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F
1408 UCHAR ucEncoderSel:1; //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F
1409 UCHAR ucRefClkSource:2; //bit5:4: PPLL1 =0, PPLL2=1, DCPLL=2, EXT_CLK=3 <= New
1410 UCHAR ucTransmitterSel:2; //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )
1411 // =1 Dig Transmitter 2 ( Uniphy CD )
1412 // =2 Dig Transmitter 3 ( Uniphy EF )
1413#endif
1414}ATOM_DIG_TRANSMITTER_CONFIG_V4;
1415
1416typedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V4
1417{
1418 union
1419 {
1420 USHORT usPixelClock; // in 10KHz; for bios convenient
1421 USHORT usInitInfo; // when init uniphy,lower 8bit is used for connector type defined in objectid.h
1422 ATOM_DP_VS_MODE_V4 asMode; // DP Voltage swing mode Redefined comparing to previous version
1423 };
1424 union
1425 {
1426 ATOM_DIG_TRANSMITTER_CONFIG_V4 acConfig;
1427 UCHAR ucConfig;
1428 };
1429 UCHAR ucAction; // define as ATOM_TRANSMITER_ACTION_XXX
1430 UCHAR ucLaneNum;
1431 UCHAR ucReserved[3];
1432}DIG_TRANSMITTER_CONTROL_PARAMETERS_V4;
1433
1434//ucConfig
1435//Bit0
1436#define ATOM_TRANSMITTER_CONFIG_V4_DUAL_LINK_CONNECTOR 0x01
1437//Bit1
1438#define ATOM_TRANSMITTER_CONFIG_V4_COHERENT 0x02
1439//Bit2
1440#define ATOM_TRANSMITTER_CONFIG_V4_LINK_SEL_MASK 0x04
1441#define ATOM_TRANSMITTER_CONFIG_V4_LINKA 0x00
1442#define ATOM_TRANSMITTER_CONFIG_V4_LINKB 0x04
1443// Bit3
1444#define ATOM_TRANSMITTER_CONFIG_V4_ENCODER_SEL_MASK 0x08
1445#define ATOM_TRANSMITTER_CONFIG_V4_DIG1_ENCODER 0x00
1446#define ATOM_TRANSMITTER_CONFIG_V4_DIG2_ENCODER 0x08
1447// Bit5:4
1448#define ATOM_TRANSMITTER_CONFIG_V4_REFCLK_SEL_MASK 0x30
1449#define ATOM_TRANSMITTER_CONFIG_V4_P1PLL 0x00
1450#define ATOM_TRANSMITTER_CONFIG_V4_P2PLL 0x10
1451#define ATOM_TRANSMITTER_CONFIG_V4_DCPLL 0x20 // New in _V4
1452#define ATOM_TRANSMITTER_CONFIG_V4_REFCLK_SRC_EXT 0x30 // Changed comparing to V3
1453// Bit7:6
1454#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER_SEL_MASK 0xC0
1455#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER1 0x00 //AB
1456#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER2 0x40 //CD
1457#define ATOM_TRANSMITTER_CONFIG_V4_TRANSMITTER3 0x80 //EF
1458
1459
1460typedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V5
1461{
1462#if ATOM_BIG_ENDIAN
1463 UCHAR ucReservd1:1;
1464 UCHAR ucHPDSel:3;
1465 UCHAR ucPhyClkSrcId:2;
1466 UCHAR ucCoherentMode:1;
1467 UCHAR ucReserved:1;
1468#else
1469 UCHAR ucReserved:1;
1470 UCHAR ucCoherentMode:1;
1471 UCHAR ucPhyClkSrcId:2;
1472 UCHAR ucHPDSel:3;
1473 UCHAR ucReservd1:1;
1474#endif
1475}ATOM_DIG_TRANSMITTER_CONFIG_V5;
1476
1477typedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5
1478{
1479 USHORT usSymClock; // Encoder Clock in 10kHz,(DP mode)= linkclock/10, (TMDS/LVDS/HDMI)= pixel clock, (HDMI deep color), =pixel clock * deep_color_ratio
1480 UCHAR ucPhyId; // 0=UNIPHYA, 1=UNIPHYB, 2=UNIPHYC, 3=UNIPHYD, 4= UNIPHYE 5=UNIPHYF
1481 UCHAR ucAction; // define as ATOM_TRANSMITER_ACTION_xxx
1482 UCHAR ucLaneNum; // indicate lane number 1-8
1483 UCHAR ucConnObjId; // Connector Object Id defined in ObjectId.h
1484 UCHAR ucDigMode; // indicate DIG mode
1485 union{
1486 ATOM_DIG_TRANSMITTER_CONFIG_V5 asConfig;
1487 UCHAR ucConfig;
1488 };
1489 UCHAR ucDigEncoderSel; // indicate DIG front end encoder
1490 UCHAR ucDPLaneSet;
1491 UCHAR ucReserved;
1492 UCHAR ucReserved1;
1493}DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5;
1494
1495//ucPhyId
1496#define ATOM_PHY_ID_UNIPHYA 0
1497#define ATOM_PHY_ID_UNIPHYB 1
1498#define ATOM_PHY_ID_UNIPHYC 2
1499#define ATOM_PHY_ID_UNIPHYD 3
1500#define ATOM_PHY_ID_UNIPHYE 4
1501#define ATOM_PHY_ID_UNIPHYF 5
1502#define ATOM_PHY_ID_UNIPHYG 6
1503
1504// ucDigEncoderSel
1505#define ATOM_TRANMSITTER_V5__DIGA_SEL 0x01
1506#define ATOM_TRANMSITTER_V5__DIGB_SEL 0x02
1507#define ATOM_TRANMSITTER_V5__DIGC_SEL 0x04
1508#define ATOM_TRANMSITTER_V5__DIGD_SEL 0x08
1509#define ATOM_TRANMSITTER_V5__DIGE_SEL 0x10
1510#define ATOM_TRANMSITTER_V5__DIGF_SEL 0x20
1511#define ATOM_TRANMSITTER_V5__DIGG_SEL 0x40
1512
1513// ucDigMode
1514#define ATOM_TRANSMITTER_DIGMODE_V5_DP 0
1515#define ATOM_TRANSMITTER_DIGMODE_V5_LVDS 1
1516#define ATOM_TRANSMITTER_DIGMODE_V5_DVI 2
1517#define ATOM_TRANSMITTER_DIGMODE_V5_HDMI 3
1518#define ATOM_TRANSMITTER_DIGMODE_V5_SDVO 4
1519#define ATOM_TRANSMITTER_DIGMODE_V5_DP_MST 5
1520
1521// ucDPLaneSet
1522#define DP_LANE_SET__0DB_0_4V 0x00
1523#define DP_LANE_SET__0DB_0_6V 0x01
1524#define DP_LANE_SET__0DB_0_8V 0x02
1525#define DP_LANE_SET__0DB_1_2V 0x03
1526#define DP_LANE_SET__3_5DB_0_4V 0x08
1527#define DP_LANE_SET__3_5DB_0_6V 0x09
1528#define DP_LANE_SET__3_5DB_0_8V 0x0a
1529#define DP_LANE_SET__6DB_0_4V 0x10
1530#define DP_LANE_SET__6DB_0_6V 0x11
1531#define DP_LANE_SET__9_5DB_0_4V 0x18
1532
1533// ATOM_DIG_TRANSMITTER_CONFIG_V5 asConfig;
1534// Bit1
1535#define ATOM_TRANSMITTER_CONFIG_V5_COHERENT 0x02
1536
1537// Bit3:2
1538#define ATOM_TRANSMITTER_CONFIG_V5_REFCLK_SEL_MASK 0x0c
1539#define ATOM_TRANSMITTER_CONFIG_V5_REFCLK_SEL_SHIFT 0x02
1540
1541#define ATOM_TRANSMITTER_CONFIG_V5_P1PLL 0x00
1542#define ATOM_TRANSMITTER_CONFIG_V5_P2PLL 0x04
1543#define ATOM_TRANSMITTER_CONFIG_V5_P0PLL 0x08
1544#define ATOM_TRANSMITTER_CONFIG_V5_REFCLK_SRC_EXT 0x0c
1545// Bit6:4
1546#define ATOM_TRANSMITTER_CONFIG_V5_HPD_SEL_MASK 0x70
1547#define ATOM_TRANSMITTER_CONFIG_V5_HPD_SEL_SHIFT 0x04
1548
1549#define ATOM_TRANSMITTER_CONFIG_V5_NO_HPD_SEL 0x00
1550#define ATOM_TRANSMITTER_CONFIG_V5_HPD1_SEL 0x10
1551#define ATOM_TRANSMITTER_CONFIG_V5_HPD2_SEL 0x20
1552#define ATOM_TRANSMITTER_CONFIG_V5_HPD3_SEL 0x30
1553#define ATOM_TRANSMITTER_CONFIG_V5_HPD4_SEL 0x40
1554#define ATOM_TRANSMITTER_CONFIG_V5_HPD5_SEL 0x50
1555#define ATOM_TRANSMITTER_CONFIG_V5_HPD6_SEL 0x60
1556
1557#define DIG_TRANSMITTER_CONTROL_PS_ALLOCATION_V1_5 DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5
1558
1559typedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_6
1560{
1561 UCHAR ucPhyId; // 0=UNIPHYA, 1=UNIPHYB, 2=UNIPHYC, 3=UNIPHYD, 4= UNIPHYE 5=UNIPHYF
1562 UCHAR ucAction; // define as ATOM_TRANSMITER_ACTION_xxx
1563 union
1564 {
1565 UCHAR ucDigMode; // ATOM_ENCODER_MODE_DP/ATOM_ENCODER_MODE_DVI/ATOM_ENCODER_MODE_HDMI
1566 UCHAR ucDPLaneSet; // DP voltage swing and pre-emphasis value defined in DPCD DP_LANE_SET, "DP_LANE_SET__xDB_y_zV"
1567 };
1568 UCHAR ucLaneNum; // Lane number
1569 ULONG ulSymClock; // Symbol Clock in 10Khz
1570 UCHAR ucHPDSel; // =1: HPD1, =2: HPD2, .... =6: HPD6, =0: HPD is not assigned
1571 UCHAR ucDigEncoderSel; // DIG stream( front-end ) selection, bit0 means DIG0 FE is enable,
1572 UCHAR ucConnObjId; // Connector Object Id defined in ObjectId.h
1573 UCHAR ucReserved;
1574 ULONG ulReserved;
1575}DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_6;
1576
1577
1578// ucDigEncoderSel
1579#define ATOM_TRANMSITTER_V6__DIGA_SEL 0x01
1580#define ATOM_TRANMSITTER_V6__DIGB_SEL 0x02
1581#define ATOM_TRANMSITTER_V6__DIGC_SEL 0x04
1582#define ATOM_TRANMSITTER_V6__DIGD_SEL 0x08
1583#define ATOM_TRANMSITTER_V6__DIGE_SEL 0x10
1584#define ATOM_TRANMSITTER_V6__DIGF_SEL 0x20
1585#define ATOM_TRANMSITTER_V6__DIGG_SEL 0x40
1586
1587// ucDigMode
1588#define ATOM_TRANSMITTER_DIGMODE_V6_DP 0
1589#define ATOM_TRANSMITTER_DIGMODE_V6_DVI 2
1590#define ATOM_TRANSMITTER_DIGMODE_V6_HDMI 3
1591#define ATOM_TRANSMITTER_DIGMODE_V6_DP_MST 5
1592
1593//ucHPDSel
1594#define ATOM_TRANSMITTER_V6_NO_HPD_SEL 0x00
1595#define ATOM_TRANSMITTER_V6_HPD1_SEL 0x01
1596#define ATOM_TRANSMITTER_V6_HPD2_SEL 0x02
1597#define ATOM_TRANSMITTER_V6_HPD3_SEL 0x03
1598#define ATOM_TRANSMITTER_V6_HPD4_SEL 0x04
1599#define ATOM_TRANSMITTER_V6_HPD5_SEL 0x05
1600#define ATOM_TRANSMITTER_V6_HPD6_SEL 0x06
1601
1602
1603/****************************************************************************/
1604// Structures used by ExternalEncoderControlTable V1.3
1605// ASIC Families: Evergreen, Llano, NI
1606// ucTableFormatRevision=1
1607// ucTableContentRevision=3
1608/****************************************************************************/
1609
1610typedef struct _EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3
1611{
1612 union{
1613 USHORT usPixelClock; // pixel clock in 10Khz, valid when ucAction=SETUP/ENABLE_OUTPUT
1614 USHORT usConnectorId; // connector id, valid when ucAction = INIT
1615 };
1616 UCHAR ucConfig; // indicate which encoder, and DP link rate when ucAction = SETUP/ENABLE_OUTPUT
1617 UCHAR ucAction; //
1618 UCHAR ucEncoderMode; // encoder mode, only used when ucAction = SETUP/ENABLE_OUTPUT
1619 UCHAR ucLaneNum; // lane number, only used when ucAction = SETUP/ENABLE_OUTPUT
1620 UCHAR ucBitPerColor; // output bit per color, only valid when ucAction = SETUP/ENABLE_OUTPUT and ucEncodeMode= DP
1621 UCHAR ucReserved;
1622}EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3;
1623
1624// ucAction
1625#define EXTERANL_ENCODER_ACTION_V3_DISABLE_OUTPUT 0x00
1626#define EXTERANL_ENCODER_ACTION_V3_ENABLE_OUTPUT 0x01
1627#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT 0x07
1628#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_SETUP 0x0f
1629#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING_OFF 0x10
1630#define EXTERNAL_ENCODER_ACTION_V3_ENCODER_BLANKING 0x11
1631#define EXTERNAL_ENCODER_ACTION_V3_DACLOAD_DETECTION 0x12
1632#define EXTERNAL_ENCODER_ACTION_V3_DDC_SETUP 0x14
1633
1634// ucConfig
1635#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_MASK 0x03
1636#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_1_62GHZ 0x00
1637#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ 0x01
1638#define EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_5_40GHZ 0x02
1639#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER_SEL_MAKS 0x70
1640#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER1 0x00
1641#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER2 0x10
1642#define EXTERNAL_ENCODER_CONFIG_V3_ENCODER3 0x20
1643
1644typedef struct _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3
1645{
1646 EXTERNAL_ENCODER_CONTROL_PARAMETERS_V3 sExtEncoder;
1647 ULONG ulReserved[2];
1648}EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3;
1649
1650
1651/****************************************************************************/
1652// Structures used by DAC1OuputControlTable
1653// DAC2OuputControlTable
1654// LVTMAOutputControlTable (Before DEC30)
1655// TMDSAOutputControlTable (Before DEC30)
1656/****************************************************************************/
1657typedef struct _DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1658{
1659 UCHAR ucAction; // Possible input:ATOM_ENABLE||ATOMDISABLE
1660 // When the display is LCD, in addition to above:
1661 // ATOM_LCD_BLOFF|| ATOM_LCD_BLON ||ATOM_LCD_BL_BRIGHTNESS_CONTROL||ATOM_LCD_SELFTEST_START||
1662 // ATOM_LCD_SELFTEST_STOP
1663
1664 UCHAR aucPadding[3]; // padding to DWORD aligned
1665}DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS;
1666
1667#define DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1668
1669
1670#define CRT1_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1671#define CRT1_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION
1672
1673#define CRT2_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1674#define CRT2_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION
1675
1676#define CV1_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1677#define CV1_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION
1678
1679#define TV1_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1680#define TV1_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION
1681
1682#define DFP1_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1683#define DFP1_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION
1684
1685#define DFP2_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1686#define DFP2_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION
1687
1688#define LCD1_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1689#define LCD1_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION
1690
1691#define DVO_OUTPUT_CONTROL_PARAMETERS DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS
1692#define DVO_OUTPUT_CONTROL_PS_ALLOCATION DIG_TRANSMITTER_CONTROL_PS_ALLOCATION
1693#define DVO_OUTPUT_CONTROL_PARAMETERS_V3 DIG_TRANSMITTER_CONTROL_PARAMETERS
1694
1695
1696typedef struct _LVTMA_OUTPUT_CONTROL_PARAMETERS_V2
1697{
1698 // Possible value of ucAction
1699 // ATOM_TRANSMITTER_ACTION_LCD_BLON
1700 // ATOM_TRANSMITTER_ACTION_LCD_BLOFF
1701 // ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL
1702 // ATOM_TRANSMITTER_ACTION_POWER_ON
1703 // ATOM_TRANSMITTER_ACTION_POWER_OFF
1704 UCHAR ucAction;
1705 UCHAR ucBriLevel;
1706 USHORT usPwmFreq; // in unit of Hz, 200 means 200Hz
1707}LVTMA_OUTPUT_CONTROL_PARAMETERS_V2;
1708
1709
1710
1711/****************************************************************************/
1712// Structures used by BlankCRTCTable
1713/****************************************************************************/
1714typedef struct _BLANK_CRTC_PARAMETERS
1715{
1716 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
1717 UCHAR ucBlanking; // ATOM_BLANKING or ATOM_BLANKINGOFF
1718 USHORT usBlackColorRCr;
1719 USHORT usBlackColorGY;
1720 USHORT usBlackColorBCb;
1721}BLANK_CRTC_PARAMETERS;
1722#define BLANK_CRTC_PS_ALLOCATION BLANK_CRTC_PARAMETERS
1723
1724/****************************************************************************/
1725// Structures used by EnableCRTCTable
1726// EnableCRTCMemReqTable
1727// UpdateCRTC_DoubleBufferRegistersTable
1728/****************************************************************************/
1729typedef struct _ENABLE_CRTC_PARAMETERS
1730{
1731 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
1732 UCHAR ucEnable; // ATOM_ENABLE or ATOM_DISABLE
1733 UCHAR ucPadding[2];
1734}ENABLE_CRTC_PARAMETERS;
1735#define ENABLE_CRTC_PS_ALLOCATION ENABLE_CRTC_PARAMETERS
1736
1737/****************************************************************************/
1738// Structures used by SetCRTC_OverScanTable
1739/****************************************************************************/
1740typedef struct _SET_CRTC_OVERSCAN_PARAMETERS
1741{
1742 USHORT usOverscanRight; // right
1743 USHORT usOverscanLeft; // left
1744 USHORT usOverscanBottom; // bottom
1745 USHORT usOverscanTop; // top
1746 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
1747 UCHAR ucPadding[3];
1748}SET_CRTC_OVERSCAN_PARAMETERS;
1749#define SET_CRTC_OVERSCAN_PS_ALLOCATION SET_CRTC_OVERSCAN_PARAMETERS
1750
1751/****************************************************************************/
1752// Structures used by SetCRTC_ReplicationTable
1753/****************************************************************************/
1754typedef struct _SET_CRTC_REPLICATION_PARAMETERS
1755{
1756 UCHAR ucH_Replication; // horizontal replication
1757 UCHAR ucV_Replication; // vertical replication
1758 UCHAR usCRTC; // ATOM_CRTC1 or ATOM_CRTC2
1759 UCHAR ucPadding;
1760}SET_CRTC_REPLICATION_PARAMETERS;
1761#define SET_CRTC_REPLICATION_PS_ALLOCATION SET_CRTC_REPLICATION_PARAMETERS
1762
1763/****************************************************************************/
1764// Structures used by SelectCRTC_SourceTable
1765/****************************************************************************/
1766typedef struct _SELECT_CRTC_SOURCE_PARAMETERS
1767{
1768 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
1769 UCHAR ucDevice; // ATOM_DEVICE_CRT1|ATOM_DEVICE_CRT2|....
1770 UCHAR ucPadding[2];
1771}SELECT_CRTC_SOURCE_PARAMETERS;
1772#define SELECT_CRTC_SOURCE_PS_ALLOCATION SELECT_CRTC_SOURCE_PARAMETERS
1773
1774typedef struct _SELECT_CRTC_SOURCE_PARAMETERS_V2
1775{
1776 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
1777 UCHAR ucEncoderID; // DAC1/DAC2/TVOUT/DIG1/DIG2/DVO
1778 UCHAR ucEncodeMode; // Encoding mode, only valid when using DIG1/DIG2/DVO
1779 UCHAR ucPadding;
1780}SELECT_CRTC_SOURCE_PARAMETERS_V2;
1781
1782//ucEncoderID
1783//#define ASIC_INT_DAC1_ENCODER_ID 0x00
1784//#define ASIC_INT_TV_ENCODER_ID 0x02
1785//#define ASIC_INT_DIG1_ENCODER_ID 0x03
1786//#define ASIC_INT_DAC2_ENCODER_ID 0x04
1787//#define ASIC_EXT_TV_ENCODER_ID 0x06
1788//#define ASIC_INT_DVO_ENCODER_ID 0x07
1789//#define ASIC_INT_DIG2_ENCODER_ID 0x09
1790//#define ASIC_EXT_DIG_ENCODER_ID 0x05
1791
1792//ucEncodeMode
1793//#define ATOM_ENCODER_MODE_DP 0
1794//#define ATOM_ENCODER_MODE_LVDS 1
1795//#define ATOM_ENCODER_MODE_DVI 2
1796//#define ATOM_ENCODER_MODE_HDMI 3
1797//#define ATOM_ENCODER_MODE_SDVO 4
1798//#define ATOM_ENCODER_MODE_TV 13
1799//#define ATOM_ENCODER_MODE_CV 14
1800//#define ATOM_ENCODER_MODE_CRT 15
1801
1802
1803typedef struct _SELECT_CRTC_SOURCE_PARAMETERS_V3
1804{
1805 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
1806 UCHAR ucEncoderID; // DAC1/DAC2/TVOUT/DIG1/DIG2/DVO
1807 UCHAR ucEncodeMode; // Encoding mode, only valid when using DIG1/DIG2/DVO
1808 UCHAR ucDstBpc; // PANEL_6/8/10/12BIT_PER_COLOR
1809}SELECT_CRTC_SOURCE_PARAMETERS_V3;
1810
1811
1812/****************************************************************************/
1813// Structures used by SetPixelClockTable
1814// GetPixelClockTable
1815/****************************************************************************/
1816//Major revision=1., Minor revision=1
1817typedef struct _PIXEL_CLOCK_PARAMETERS
1818{
1819 USHORT usPixelClock; // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)
1820 // 0 means disable PPLL
1821 USHORT usRefDiv; // Reference divider
1822 USHORT usFbDiv; // feedback divider
1823 UCHAR ucPostDiv; // post divider
1824 UCHAR ucFracFbDiv; // fractional feedback divider
1825 UCHAR ucPpll; // ATOM_PPLL1 or ATOM_PPL2
1826 UCHAR ucRefDivSrc; // ATOM_PJITTER or ATO_NONPJITTER
1827 UCHAR ucCRTC; // Which CRTC uses this Ppll
1828 UCHAR ucPadding;
1829}PIXEL_CLOCK_PARAMETERS;
1830
1831//Major revision=1., Minor revision=2, add ucMiscIfno
1832//ucMiscInfo:
1833#define MISC_FORCE_REPROG_PIXEL_CLOCK 0x1
1834#define MISC_DEVICE_INDEX_MASK 0xF0
1835#define MISC_DEVICE_INDEX_SHIFT 4
1836
1837typedef struct _PIXEL_CLOCK_PARAMETERS_V2
1838{
1839 USHORT usPixelClock; // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)
1840 // 0 means disable PPLL
1841 USHORT usRefDiv; // Reference divider
1842 USHORT usFbDiv; // feedback divider
1843 UCHAR ucPostDiv; // post divider
1844 UCHAR ucFracFbDiv; // fractional feedback divider
1845 UCHAR ucPpll; // ATOM_PPLL1 or ATOM_PPL2
1846 UCHAR ucRefDivSrc; // ATOM_PJITTER or ATO_NONPJITTER
1847 UCHAR ucCRTC; // Which CRTC uses this Ppll
1848 UCHAR ucMiscInfo; // Different bits for different purpose, bit [7:4] as device index, bit[0]=Force prog
1849}PIXEL_CLOCK_PARAMETERS_V2;
1850
1851//Major revision=1., Minor revision=3, structure/definition change
1852//ucEncoderMode:
1853//ATOM_ENCODER_MODE_DP
1854//ATOM_ENOCDER_MODE_LVDS
1855//ATOM_ENOCDER_MODE_DVI
1856//ATOM_ENOCDER_MODE_HDMI
1857//ATOM_ENOCDER_MODE_SDVO
1858//ATOM_ENCODER_MODE_TV 13
1859//ATOM_ENCODER_MODE_CV 14
1860//ATOM_ENCODER_MODE_CRT 15
1861
1862//ucDVOConfig
1863//#define DVO_ENCODER_CONFIG_RATE_SEL 0x01
1864//#define DVO_ENCODER_CONFIG_DDR_SPEED 0x00
1865//#define DVO_ENCODER_CONFIG_SDR_SPEED 0x01
1866//#define DVO_ENCODER_CONFIG_OUTPUT_SEL 0x0c
1867//#define DVO_ENCODER_CONFIG_LOW12BIT 0x00
1868//#define DVO_ENCODER_CONFIG_UPPER12BIT 0x04
1869//#define DVO_ENCODER_CONFIG_24BIT 0x08
1870
1871//ucMiscInfo: also changed, see below
1872#define PIXEL_CLOCK_MISC_FORCE_PROG_PPLL 0x01
1873#define PIXEL_CLOCK_MISC_VGA_MODE 0x02
1874#define PIXEL_CLOCK_MISC_CRTC_SEL_MASK 0x04
1875#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1 0x00
1876#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2 0x04
1877#define PIXEL_CLOCK_MISC_USE_ENGINE_FOR_DISPCLK 0x08
1878#define PIXEL_CLOCK_MISC_REF_DIV_SRC 0x10
1879// V1.4 for RoadRunner
1880#define PIXEL_CLOCK_V4_MISC_SS_ENABLE 0x10
1881#define PIXEL_CLOCK_V4_MISC_COHERENT_MODE 0x20
1882
1883
1884typedef struct _PIXEL_CLOCK_PARAMETERS_V3
1885{
1886 USHORT usPixelClock; // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)
1887 // 0 means disable PPLL. For VGA PPLL,make sure this value is not 0.
1888 USHORT usRefDiv; // Reference divider
1889 USHORT usFbDiv; // feedback divider
1890 UCHAR ucPostDiv; // post divider
1891 UCHAR ucFracFbDiv; // fractional feedback divider
1892 UCHAR ucPpll; // ATOM_PPLL1 or ATOM_PPL2
1893 UCHAR ucTransmitterId; // graphic encoder id defined in objectId.h
1894 union
1895 {
1896 UCHAR ucEncoderMode; // encoder type defined as ATOM_ENCODER_MODE_DP/DVI/HDMI/
1897 UCHAR ucDVOConfig; // when use DVO, need to know SDR/DDR, 12bit or 24bit
1898 };
1899 UCHAR ucMiscInfo; // bit[0]=Force program, bit[1]= set pclk for VGA, b[2]= CRTC sel
1900 // bit[3]=0:use PPLL for dispclk source, =1: use engine clock for dispclock source
1901 // bit[4]=0:use XTALIN as the source of reference divider,=1 use the pre-defined clock as the source of reference divider
1902}PIXEL_CLOCK_PARAMETERS_V3;
1903
1904#define PIXEL_CLOCK_PARAMETERS_LAST PIXEL_CLOCK_PARAMETERS_V2
1905#define GET_PIXEL_CLOCK_PS_ALLOCATION PIXEL_CLOCK_PARAMETERS_LAST
1906
1907
1908typedef struct _PIXEL_CLOCK_PARAMETERS_V5
1909{
1910 UCHAR ucCRTC; // ATOM_CRTC1~6, indicate the CRTC controller to
1911 // drive the pixel clock. not used for DCPLL case.
1912 union{
1913 UCHAR ucReserved;
1914 UCHAR ucFracFbDiv; // [gphan] temporary to prevent build problem. remove it after driver code is changed.
1915 };
1916 USHORT usPixelClock; // target the pixel clock to drive the CRTC timing
1917 // 0 means disable PPLL/DCPLL.
1918 USHORT usFbDiv; // feedback divider integer part.
1919 UCHAR ucPostDiv; // post divider.
1920 UCHAR ucRefDiv; // Reference divider
1921 UCHAR ucPpll; // ATOM_PPLL1/ATOM_PPLL2/ATOM_DCPLL
1922 UCHAR ucTransmitterID; // ASIC encoder id defined in objectId.h,
1923 // indicate which graphic encoder will be used.
1924 UCHAR ucEncoderMode; // Encoder mode:
1925 UCHAR ucMiscInfo; // bit[0]= Force program PPLL
1926 // bit[1]= when VGA timing is used.
1927 // bit[3:2]= HDMI panel bit depth: =0: 24bpp =1:30bpp, =2:32bpp
1928 // bit[4]= RefClock source for PPLL.
1929 // =0: XTLAIN( default mode )
1930 // =1: other external clock source, which is pre-defined
1931 // by VBIOS depend on the feature required.
1932 // bit[7:5]: reserved.
1933 ULONG ulFbDivDecFrac; // 20 bit feedback divider decimal fraction part, range from 1~999999 ( 0.000001 to 0.999999 )
1934
1935}PIXEL_CLOCK_PARAMETERS_V5;
1936
1937#define PIXEL_CLOCK_V5_MISC_FORCE_PROG_PPLL 0x01
1938#define PIXEL_CLOCK_V5_MISC_VGA_MODE 0x02
1939#define PIXEL_CLOCK_V5_MISC_HDMI_BPP_MASK 0x0c
1940#define PIXEL_CLOCK_V5_MISC_HDMI_24BPP 0x00
1941#define PIXEL_CLOCK_V5_MISC_HDMI_30BPP 0x04
1942#define PIXEL_CLOCK_V5_MISC_HDMI_32BPP 0x08
1943#define PIXEL_CLOCK_V5_MISC_REF_DIV_SRC 0x10
1944
1945typedef struct _CRTC_PIXEL_CLOCK_FREQ
1946{
1947#if ATOM_BIG_ENDIAN
1948 ULONG ucCRTC:8; // ATOM_CRTC1~6, indicate the CRTC controller to
1949 // drive the pixel clock. not used for DCPLL case.
1950 ULONG ulPixelClock:24; // target the pixel clock to drive the CRTC timing.
1951 // 0 means disable PPLL/DCPLL. Expanded to 24 bits comparing to previous version.
1952#else
1953 ULONG ulPixelClock:24; // target the pixel clock to drive the CRTC timing.
1954 // 0 means disable PPLL/DCPLL. Expanded to 24 bits comparing to previous version.
1955 ULONG ucCRTC:8; // ATOM_CRTC1~6, indicate the CRTC controller to
1956 // drive the pixel clock. not used for DCPLL case.
1957#endif
1958}CRTC_PIXEL_CLOCK_FREQ;
1959
1960typedef struct _PIXEL_CLOCK_PARAMETERS_V6
1961{
1962 union{
1963 CRTC_PIXEL_CLOCK_FREQ ulCrtcPclkFreq; // pixel clock and CRTC id frequency
1964 ULONG ulDispEngClkFreq; // dispclk frequency
1965 };
1966 USHORT usFbDiv; // feedback divider integer part.
1967 UCHAR ucPostDiv; // post divider.
1968 UCHAR ucRefDiv; // Reference divider
1969 UCHAR ucPpll; // ATOM_PPLL1/ATOM_PPLL2/ATOM_DCPLL
1970 UCHAR ucTransmitterID; // ASIC encoder id defined in objectId.h,
1971 // indicate which graphic encoder will be used.
1972 UCHAR ucEncoderMode; // Encoder mode:
1973 UCHAR ucMiscInfo; // bit[0]= Force program PPLL
1974 // bit[1]= when VGA timing is used.
1975 // bit[3:2]= HDMI panel bit depth: =0: 24bpp =1:30bpp, =2:32bpp
1976 // bit[4]= RefClock source for PPLL.
1977 // =0: XTLAIN( default mode )
1978 // =1: other external clock source, which is pre-defined
1979 // by VBIOS depend on the feature required.
1980 // bit[7:5]: reserved.
1981 ULONG ulFbDivDecFrac; // 20 bit feedback divider decimal fraction part, range from 1~999999 ( 0.000001 to 0.999999 )
1982
1983}PIXEL_CLOCK_PARAMETERS_V6;
1984
1985#define PIXEL_CLOCK_V6_MISC_FORCE_PROG_PPLL 0x01
1986#define PIXEL_CLOCK_V6_MISC_VGA_MODE 0x02
1987#define PIXEL_CLOCK_V6_MISC_HDMI_BPP_MASK 0x0c
1988#define PIXEL_CLOCK_V6_MISC_HDMI_24BPP 0x00
1989#define PIXEL_CLOCK_V6_MISC_HDMI_36BPP 0x04
1990#define PIXEL_CLOCK_V6_MISC_HDMI_36BPP_V6 0x08 //for V6, the correct definition for 36bpp should be 2 for 36bpp(2:1)
1991#define PIXEL_CLOCK_V6_MISC_HDMI_30BPP 0x08
1992#define PIXEL_CLOCK_V6_MISC_HDMI_30BPP_V6 0x04 //for V6, the correct definition for 30bpp should be 1 for 36bpp(5:4)
1993#define PIXEL_CLOCK_V6_MISC_HDMI_48BPP 0x0c
1994#define PIXEL_CLOCK_V6_MISC_REF_DIV_SRC 0x10
1995#define PIXEL_CLOCK_V6_MISC_GEN_DPREFCLK 0x40
1996#define PIXEL_CLOCK_V6_MISC_DPREFCLK_BYPASS 0x40
1997
1998typedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2
1999{
2000 PIXEL_CLOCK_PARAMETERS_V3 sDispClkInput;
2001}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2;
2002
2003typedef struct _GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2
2004{
2005 UCHAR ucStatus;
2006 UCHAR ucRefDivSrc; // =1: reference clock source from XTALIN, =0: source from PCIE ref clock
2007 UCHAR ucReserved[2];
2008}GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2;
2009
2010typedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3
2011{
2012 PIXEL_CLOCK_PARAMETERS_V5 sDispClkInput;
2013}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3;
2014
2015typedef struct _PIXEL_CLOCK_PARAMETERS_V7
2016{
2017 ULONG ulPixelClock; // target the pixel clock to drive the CRTC timing in unit of 100Hz.
2018
2019 UCHAR ucPpll; // ATOM_PHY_PLL0/ATOM_PHY_PLL1/ATOM_PPLL0
2020 UCHAR ucTransmitterID; // ASIC encoder id defined in objectId.h,
2021 // indicate which graphic encoder will be used.
2022 UCHAR ucEncoderMode; // Encoder mode:
2023 UCHAR ucMiscInfo; // bit[0]= Force program PLL for pixclk
2024 // bit[1]= Force program PHY PLL only ( internally used by VBIOS only in DP case which PHYPLL is programmed for SYMCLK, not Pixclk )
2025 // bit[5:4]= RefClock source for PPLL.
2026 // =0: XTLAIN( default mode )
2027 // =1: pcie
2028 // =2: GENLK
2029 UCHAR ucCRTC; // ATOM_CRTC1~6, indicate the CRTC controller to
2030 UCHAR ucDeepColorRatio; // HDMI panel bit depth: =0: 24bpp =1:30bpp, =2:36bpp
2031 UCHAR ucReserved[2];
2032 ULONG ulReserved;
2033}PIXEL_CLOCK_PARAMETERS_V7;
2034
2035//ucMiscInfo
2036#define PIXEL_CLOCK_V7_MISC_FORCE_PROG_PPLL 0x01
2037#define PIXEL_CLOCK_V7_MISC_PROG_PHYPLL 0x02
2038#define PIXEL_CLOCK_V7_MISC_YUV420_MODE 0x04
2039#define PIXEL_CLOCK_V7_MISC_DVI_DUALLINK_EN 0x08
2040#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC 0x30
2041#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_XTALIN 0x00
2042#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_PCIE 0x10
2043#define PIXEL_CLOCK_V7_MISC_REF_DIV_SRC_GENLK 0x20
2044
2045//ucDeepColorRatio
2046#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_DIS 0x00 //00 - DCCG_DEEP_COLOR_DTO_DISABLE: Disable Deep Color DTO
2047#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_5_4 0x01 //01 - DCCG_DEEP_COLOR_DTO_5_4_RATIO: Set Deep Color DTO to 5:4
2048#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_3_2 0x02 //02 - DCCG_DEEP_COLOR_DTO_3_2_RATIO: Set Deep Color DTO to 3:2
2049#define PIXEL_CLOCK_V7_DEEPCOLOR_RATIO_2_1 0x03 //03 - DCCG_DEEP_COLOR_DTO_2_1_RATIO: Set Deep Color DTO to 2:1
2050
2051// SetDCEClockTable input parameter for DCE11.1
2052typedef struct _SET_DCE_CLOCK_PARAMETERS_V1_1
2053{
2054 ULONG ulDISPClkFreq; // target DISPCLK frquency in unit of 10kHz, return real DISPCLK frequency. when ucFlag[1]=1, in unit of 100Hz.
2055 UCHAR ucFlag; // bit0=1: DPREFCLK bypass DFS bit0=0: DPREFCLK not bypass DFS
2056 UCHAR ucCrtc; // use when enable DCCG pixel clock ucFlag[1]=1
2057 UCHAR ucPpllId; // use when enable DCCG pixel clock ucFlag[1]=1
2058 UCHAR ucDeepColorRatio; // use when enable DCCG pixel clock ucFlag[1]=1
2059}SET_DCE_CLOCK_PARAMETERS_V1_1;
2060
2061
2062typedef struct _SET_DCE_CLOCK_PS_ALLOCATION_V1_1
2063{
2064 SET_DCE_CLOCK_PARAMETERS_V1_1 asParam;
2065 ULONG ulReserved[2];
2066}SET_DCE_CLOCK_PS_ALLOCATION_V1_1;
2067
2068//SET_DCE_CLOCK_PARAMETERS_V1_1.ucFlag
2069#define SET_DCE_CLOCK_FLAG_GEN_DPREFCLK 0x01
2070#define SET_DCE_CLOCK_FLAG_DPREFCLK_BYPASS 0x01
2071#define SET_DCE_CLOCK_FLAG_ENABLE_PIXCLK 0x02
2072
2073// SetDCEClockTable input parameter for DCE11.2( POLARIS10 and POLARIS11 ) and above
2074typedef struct _SET_DCE_CLOCK_PARAMETERS_V2_1
2075{
2076 ULONG ulDCEClkFreq; // target DCE frequency in unit of 10KHZ, return real DISPCLK/DPREFCLK frequency.
2077 UCHAR ucDCEClkType; // =0: DISPCLK =1: DPREFCLK =2: PIXCLK
2078 UCHAR ucDCEClkSrc; // ATOM_PLL0 or ATOM_GCK_DFS or ATOM_FCH_CLK or ATOM_COMBOPHY_PLLx
2079 UCHAR ucDCEClkFlag; // Bit [1:0] = PPLL ref clock source ( when ucDCEClkSrc= ATOM_PPLL0 )
2080 UCHAR ucCRTC; // ucDisp Pipe Id, ATOM_CRTC0/1/2/..., use only when ucDCEClkType = PIXCLK
2081}SET_DCE_CLOCK_PARAMETERS_V2_1;
2082
2083//ucDCEClkType
2084#define DCE_CLOCK_TYPE_DISPCLK 0
2085#define DCE_CLOCK_TYPE_DPREFCLK 1
2086#define DCE_CLOCK_TYPE_PIXELCLK 2 // used by VBIOS internally, called by SetPixelClockTable
2087
2088//ucDCEClkFlag when ucDCEClkType == DPREFCLK
2089#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_MASK 0x03
2090#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENERICA 0x00
2091#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_GENLK 0x01
2092#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_PCIE 0x02
2093#define DCE_CLOCK_FLAG_PLL_REFCLK_SRC_XTALIN 0x03
2094
2095//ucDCEClkFlag when ucDCEClkType == PIXCLK
2096#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_MASK 0x03
2097#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_DIS 0x00 //00 - DCCG_DEEP_COLOR_DTO_DISABLE: Disable Deep Color DTO
2098#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_5_4 0x01 //01 - DCCG_DEEP_COLOR_DTO_5_4_RATIO: Set Deep Color DTO to 5:4
2099#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_3_2 0x02 //02 - DCCG_DEEP_COLOR_DTO_3_2_RATIO: Set Deep Color DTO to 3:2
2100#define DCE_CLOCK_FLAG_PCLK_DEEPCOLOR_RATIO_2_1 0x03 //03 - DCCG_DEEP_COLOR_DTO_2_1_RATIO: Set Deep Color DTO to 2:1
2101#define DCE_CLOCK_FLAG_PIXCLK_YUV420_MODE 0x04
2102
2103typedef struct _SET_DCE_CLOCK_PS_ALLOCATION_V2_1
2104{
2105 SET_DCE_CLOCK_PARAMETERS_V2_1 asParam;
2106 ULONG ulReserved[2];
2107}SET_DCE_CLOCK_PS_ALLOCATION_V2_1;
2108
2109
2110
2111/****************************************************************************/
2112// Structures used by AdjustDisplayPllTable
2113/****************************************************************************/
2114typedef struct _ADJUST_DISPLAY_PLL_PARAMETERS
2115{
2116 USHORT usPixelClock;
2117 UCHAR ucTransmitterID;
2118 UCHAR ucEncodeMode;
2119 union
2120 {
2121 UCHAR ucDVOConfig; //if DVO, need passing link rate and output 12bitlow or 24bit
2122 UCHAR ucConfig; //if none DVO, not defined yet
2123 };
2124 UCHAR ucReserved[3];
2125}ADJUST_DISPLAY_PLL_PARAMETERS;
2126
2127#define ADJUST_DISPLAY_CONFIG_SS_ENABLE 0x10
2128#define ADJUST_DISPLAY_PLL_PS_ALLOCATION ADJUST_DISPLAY_PLL_PARAMETERS
2129
2130typedef struct _ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3
2131{
2132 USHORT usPixelClock; // target pixel clock
2133 UCHAR ucTransmitterID; // GPU transmitter id defined in objectid.h
2134 UCHAR ucEncodeMode; // encoder mode: CRT, LVDS, DP, TMDS or HDMI
2135 UCHAR ucDispPllConfig; // display pll configure parameter defined as following DISPPLL_CONFIG_XXXX
2136 UCHAR ucExtTransmitterID; // external encoder id.
2137 UCHAR ucReserved[2];
2138}ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3;
2139
2140// usDispPllConfig v1.2 for RoadRunner
2141#define DISPPLL_CONFIG_DVO_RATE_SEL 0x0001 // need only when ucTransmitterID = DVO
2142#define DISPPLL_CONFIG_DVO_DDR_SPEED 0x0000 // need only when ucTransmitterID = DVO
2143#define DISPPLL_CONFIG_DVO_SDR_SPEED 0x0001 // need only when ucTransmitterID = DVO
2144#define DISPPLL_CONFIG_DVO_OUTPUT_SEL 0x000c // need only when ucTransmitterID = DVO
2145#define DISPPLL_CONFIG_DVO_LOW12BIT 0x0000 // need only when ucTransmitterID = DVO
2146#define DISPPLL_CONFIG_DVO_UPPER12BIT 0x0004 // need only when ucTransmitterID = DVO
2147#define DISPPLL_CONFIG_DVO_24BIT 0x0008 // need only when ucTransmitterID = DVO
2148#define DISPPLL_CONFIG_SS_ENABLE 0x0010 // Only used when ucEncoderMode = DP or LVDS
2149#define DISPPLL_CONFIG_COHERENT_MODE 0x0020 // Only used when ucEncoderMode = TMDS or HDMI
2150#define DISPPLL_CONFIG_DUAL_LINK 0x0040 // Only used when ucEncoderMode = TMDS or LVDS
2151
2152
2153typedef struct _ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3
2154{
2155 ULONG ulDispPllFreq; // return display PPLL freq which is used to generate the pixclock, and related idclk, symclk etc
2156 UCHAR ucRefDiv; // if it is none-zero, it is used to be calculated the other ppll parameter fb_divider and post_div ( if it is not given )
2157 UCHAR ucPostDiv; // if it is none-zero, it is used to be calculated the other ppll parameter fb_divider
2158 UCHAR ucReserved[2];
2159}ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3;
2160
2161typedef struct _ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3
2162{
2163 union
2164 {
2165 ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3 sInput;
2166 ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3 sOutput;
2167 };
2168} ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3;
2169
2170/****************************************************************************/
2171// Structures used by EnableYUVTable
2172/****************************************************************************/
2173typedef struct _ENABLE_YUV_PARAMETERS
2174{
2175 UCHAR ucEnable; // ATOM_ENABLE:Enable YUV or ATOM_DISABLE:Disable YUV (RGB)
2176 UCHAR ucCRTC; // Which CRTC needs this YUV or RGB format
2177 UCHAR ucPadding[2];
2178}ENABLE_YUV_PARAMETERS;
2179#define ENABLE_YUV_PS_ALLOCATION ENABLE_YUV_PARAMETERS
2180
2181/****************************************************************************/
2182// Structures used by GetMemoryClockTable
2183/****************************************************************************/
2184typedef struct _GET_MEMORY_CLOCK_PARAMETERS
2185{
2186 ULONG ulReturnMemoryClock; // current memory speed in 10KHz unit
2187} GET_MEMORY_CLOCK_PARAMETERS;
2188#define GET_MEMORY_CLOCK_PS_ALLOCATION GET_MEMORY_CLOCK_PARAMETERS
2189
2190/****************************************************************************/
2191// Structures used by GetEngineClockTable
2192/****************************************************************************/
2193typedef struct _GET_ENGINE_CLOCK_PARAMETERS
2194{
2195 ULONG ulReturnEngineClock; // current engine speed in 10KHz unit
2196} GET_ENGINE_CLOCK_PARAMETERS;
2197#define GET_ENGINE_CLOCK_PS_ALLOCATION GET_ENGINE_CLOCK_PARAMETERS
2198
2199/****************************************************************************/
2200// Following Structures and constant may be obsolete
2201/****************************************************************************/
2202//Maxium 8 bytes,the data read in will be placed in the parameter space.
2203//Read operaion successeful when the paramter space is non-zero, otherwise read operation failed
2204typedef struct _READ_EDID_FROM_HW_I2C_DATA_PARAMETERS
2205{
2206 USHORT usPrescale; //Ratio between Engine clock and I2C clock
2207 USHORT usVRAMAddress; //Adress in Frame Buffer where to pace raw EDID
2208 USHORT usStatus; //When use output: lower byte EDID checksum, high byte hardware status
2209 //WHen use input: lower byte as 'byte to read':currently limited to 128byte or 1byte
2210 UCHAR ucSlaveAddr; //Read from which slave
2211 UCHAR ucLineNumber; //Read from which HW assisted line
2212}READ_EDID_FROM_HW_I2C_DATA_PARAMETERS;
2213#define READ_EDID_FROM_HW_I2C_DATA_PS_ALLOCATION READ_EDID_FROM_HW_I2C_DATA_PARAMETERS
2214
2215
2216#define ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSDATABYTE 0
2217#define ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSTWODATABYTES 1
2218#define ATOM_WRITE_I2C_FORMAT_PSCOUNTER_PSOFFSET_IDDATABLOCK 2
2219#define ATOM_WRITE_I2C_FORMAT_PSCOUNTER_IDOFFSET_PLUS_IDDATABLOCK 3
2220#define ATOM_WRITE_I2C_FORMAT_IDCOUNTER_IDOFFSET_IDDATABLOCK 4
2221
2222typedef struct _WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS
2223{
2224 USHORT usPrescale; //Ratio between Engine clock and I2C clock
2225 USHORT usByteOffset; //Write to which byte
2226 //Upper portion of usByteOffset is Format of data
2227 //1bytePS+offsetPS
2228 //2bytesPS+offsetPS
2229 //blockID+offsetPS
2230 //blockID+offsetID
2231 //blockID+counterID+offsetID
2232 UCHAR ucData; //PS data1
2233 UCHAR ucStatus; //Status byte 1=success, 2=failure, Also is used as PS data2
2234 UCHAR ucSlaveAddr; //Write to which slave
2235 UCHAR ucLineNumber; //Write from which HW assisted line
2236}WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS;
2237
2238#define WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS
2239
2240typedef struct _SET_UP_HW_I2C_DATA_PARAMETERS
2241{
2242 USHORT usPrescale; //Ratio between Engine clock and I2C clock
2243 UCHAR ucSlaveAddr; //Write to which slave
2244 UCHAR ucLineNumber; //Write from which HW assisted line
2245}SET_UP_HW_I2C_DATA_PARAMETERS;
2246
2247/**************************************************************************/
2248#define SPEED_FAN_CONTROL_PS_ALLOCATION WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS
2249
2250
2251/****************************************************************************/
2252// Structures used by PowerConnectorDetectionTable
2253/****************************************************************************/
2254typedef struct _POWER_CONNECTOR_DETECTION_PARAMETERS
2255{
2256 UCHAR ucPowerConnectorStatus; //Used for return value 0: detected, 1:not detected
2257 UCHAR ucPwrBehaviorId;
2258 USHORT usPwrBudget; //how much power currently boot to in unit of watt
2259}POWER_CONNECTOR_DETECTION_PARAMETERS;
2260
2261typedef struct POWER_CONNECTOR_DETECTION_PS_ALLOCATION
2262{
2263 UCHAR ucPowerConnectorStatus; //Used for return value 0: detected, 1:not detected
2264 UCHAR ucReserved;
2265 USHORT usPwrBudget; //how much power currently boot to in unit of watt
2266 WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;
2267}POWER_CONNECTOR_DETECTION_PS_ALLOCATION;
2268
2269
2270/****************************LVDS SS Command Table Definitions**********************/
2271
2272/****************************************************************************/
2273// Structures used by EnableSpreadSpectrumOnPPLLTable
2274/****************************************************************************/
2275typedef struct _ENABLE_LVDS_SS_PARAMETERS
2276{
2277 USHORT usSpreadSpectrumPercentage;
2278 UCHAR ucSpreadSpectrumType; //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD
2279 UCHAR ucSpreadSpectrumStepSize_Delay; //bits3:2 SS_STEP_SIZE; bit 6:4 SS_DELAY
2280 UCHAR ucEnable; //ATOM_ENABLE or ATOM_DISABLE
2281 UCHAR ucPadding[3];
2282}ENABLE_LVDS_SS_PARAMETERS;
2283
2284//ucTableFormatRevision=1,ucTableContentRevision=2
2285typedef struct _ENABLE_LVDS_SS_PARAMETERS_V2
2286{
2287 USHORT usSpreadSpectrumPercentage;
2288 UCHAR ucSpreadSpectrumType; //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD
2289 UCHAR ucSpreadSpectrumStep; //
2290 UCHAR ucEnable; //ATOM_ENABLE or ATOM_DISABLE
2291 UCHAR ucSpreadSpectrumDelay;
2292 UCHAR ucSpreadSpectrumRange;
2293 UCHAR ucPadding;
2294}ENABLE_LVDS_SS_PARAMETERS_V2;
2295
2296//This new structure is based on ENABLE_LVDS_SS_PARAMETERS but expands to SS on PPLL, so other devices can use SS.
2297typedef struct _ENABLE_SPREAD_SPECTRUM_ON_PPLL
2298{
2299 USHORT usSpreadSpectrumPercentage;
2300 UCHAR ucSpreadSpectrumType; // Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD
2301 UCHAR ucSpreadSpectrumStep; //
2302 UCHAR ucEnable; // ATOM_ENABLE or ATOM_DISABLE
2303 UCHAR ucSpreadSpectrumDelay;
2304 UCHAR ucSpreadSpectrumRange;
2305 UCHAR ucPpll; // ATOM_PPLL1/ATOM_PPLL2
2306}ENABLE_SPREAD_SPECTRUM_ON_PPLL;
2307
2308 typedef struct _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2
2309{
2310 USHORT usSpreadSpectrumPercentage;
2311 UCHAR ucSpreadSpectrumType; // Bit[0]: 0-Down Spread,1-Center Spread.
2312 // Bit[1]: 1-Ext. 0-Int.
2313 // Bit[3:2]: =0 P1PLL =1 P2PLL =2 DCPLL
2314 // Bits[7:4] reserved
2315 UCHAR ucEnable; // ATOM_ENABLE or ATOM_DISABLE
2316 USHORT usSpreadSpectrumAmount; // Includes SS_AMOUNT_FBDIV[7:0] and SS_AMOUNT_NFRAC_SLIP[11:8]
2317 USHORT usSpreadSpectrumStep; // SS_STEP_SIZE_DSFRAC
2318}ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2;
2319
2320#define ATOM_PPLL_SS_TYPE_V2_DOWN_SPREAD 0x00
2321#define ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD 0x01
2322#define ATOM_PPLL_SS_TYPE_V2_EXT_SPREAD 0x02
2323#define ATOM_PPLL_SS_TYPE_V2_PPLL_SEL_MASK 0x0c
2324#define ATOM_PPLL_SS_TYPE_V2_P1PLL 0x00
2325#define ATOM_PPLL_SS_TYPE_V2_P2PLL 0x04
2326#define ATOM_PPLL_SS_TYPE_V2_DCPLL 0x08
2327#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK 0x00FF
2328#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_SHIFT 0
2329#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK 0x0F00
2330#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT 8
2331
2332// Used by DCE5.0
2333 typedef struct _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3
2334{
2335 USHORT usSpreadSpectrumAmountFrac; // SS_AMOUNT_DSFRAC New in DCE5.0
2336 UCHAR ucSpreadSpectrumType; // Bit[0]: 0-Down Spread,1-Center Spread.
2337 // Bit[1]: 1-Ext. 0-Int.
2338 // Bit[3:2]: =0 P1PLL =1 P2PLL =2 DCPLL
2339 // Bits[7:4] reserved
2340 UCHAR ucEnable; // ATOM_ENABLE or ATOM_DISABLE
2341 USHORT usSpreadSpectrumAmount; // Includes SS_AMOUNT_FBDIV[7:0] and SS_AMOUNT_NFRAC_SLIP[11:8]
2342 USHORT usSpreadSpectrumStep; // SS_STEP_SIZE_DSFRAC
2343}ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3;
2344
2345
2346#define ATOM_PPLL_SS_TYPE_V3_DOWN_SPREAD 0x00
2347#define ATOM_PPLL_SS_TYPE_V3_CENTRE_SPREAD 0x01
2348#define ATOM_PPLL_SS_TYPE_V3_EXT_SPREAD 0x02
2349#define ATOM_PPLL_SS_TYPE_V3_PPLL_SEL_MASK 0x0c
2350#define ATOM_PPLL_SS_TYPE_V3_P1PLL 0x00
2351#define ATOM_PPLL_SS_TYPE_V3_P2PLL 0x04
2352#define ATOM_PPLL_SS_TYPE_V3_DCPLL 0x08
2353#define ATOM_PPLL_SS_TYPE_V3_P0PLL ATOM_PPLL_SS_TYPE_V3_DCPLL
2354#define ATOM_PPLL_SS_AMOUNT_V3_FBDIV_MASK 0x00FF
2355#define ATOM_PPLL_SS_AMOUNT_V3_FBDIV_SHIFT 0
2356#define ATOM_PPLL_SS_AMOUNT_V3_NFRAC_MASK 0x0F00
2357#define ATOM_PPLL_SS_AMOUNT_V3_NFRAC_SHIFT 8
2358
2359#define ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION ENABLE_SPREAD_SPECTRUM_ON_PPLL
2360
2361typedef struct _SET_PIXEL_CLOCK_PS_ALLOCATION
2362{
2363 PIXEL_CLOCK_PARAMETERS sPCLKInput;
2364 ENABLE_SPREAD_SPECTRUM_ON_PPLL sReserved;//Caller doesn't need to init this portion
2365}SET_PIXEL_CLOCK_PS_ALLOCATION;
2366
2367
2368
2369#define ENABLE_VGA_RENDER_PS_ALLOCATION SET_PIXEL_CLOCK_PS_ALLOCATION
2370
2371/****************************************************************************/
2372// Structures used by ###
2373/****************************************************************************/
2374typedef struct _MEMORY_TRAINING_PARAMETERS
2375{
2376 ULONG ulTargetMemoryClock; //In 10Khz unit
2377}MEMORY_TRAINING_PARAMETERS;
2378#define MEMORY_TRAINING_PS_ALLOCATION MEMORY_TRAINING_PARAMETERS
2379
2380
2381typedef struct _MEMORY_TRAINING_PARAMETERS_V1_2
2382{
2383 USHORT usMemTrainingMode;
2384 USHORT usReserved;
2385}MEMORY_TRAINING_PARAMETERS_V1_2;
2386
2387//usMemTrainingMode
2388#define NORMAL_MEMORY_TRAINING_MODE 0
2389#define ENTER_DRAM_SELFREFRESH_MODE 1
2390#define EXIT_DRAM_SELFRESH_MODE 2
2391
2392/****************************LVDS and other encoder command table definitions **********************/
2393
2394
2395/****************************************************************************/
2396// Structures used by LVDSEncoderControlTable (Before DEC30)
2397// LVTMAEncoderControlTable (Before DEC30)
2398// TMDSAEncoderControlTable (Before DEC30)
2399/****************************************************************************/
2400typedef struct _LVDS_ENCODER_CONTROL_PARAMETERS
2401{
2402 USHORT usPixelClock; // in 10KHz; for bios convenient
2403 UCHAR ucMisc; // bit0=0: Enable single link
2404 // =1: Enable dual link
2405 // Bit1=0: 666RGB
2406 // =1: 888RGB
2407 UCHAR ucAction; // 0: turn off encoder
2408 // 1: setup and turn on encoder
2409}LVDS_ENCODER_CONTROL_PARAMETERS;
2410
2411#define LVDS_ENCODER_CONTROL_PS_ALLOCATION LVDS_ENCODER_CONTROL_PARAMETERS
2412
2413#define TMDS1_ENCODER_CONTROL_PARAMETERS LVDS_ENCODER_CONTROL_PARAMETERS
2414#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION TMDS1_ENCODER_CONTROL_PARAMETERS
2415
2416#define TMDS2_ENCODER_CONTROL_PARAMETERS TMDS1_ENCODER_CONTROL_PARAMETERS
2417#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION TMDS2_ENCODER_CONTROL_PARAMETERS
2418
2419//ucTableFormatRevision=1,ucTableContentRevision=2
2420typedef struct _LVDS_ENCODER_CONTROL_PARAMETERS_V2
2421{
2422 USHORT usPixelClock; // in 10KHz; for bios convenient
2423 UCHAR ucMisc; // see PANEL_ENCODER_MISC_xx defintions below
2424 UCHAR ucAction; // 0: turn off encoder
2425 // 1: setup and turn on encoder
2426 UCHAR ucTruncate; // bit0=0: Disable truncate
2427 // =1: Enable truncate
2428 // bit4=0: 666RGB
2429 // =1: 888RGB
2430 UCHAR ucSpatial; // bit0=0: Disable spatial dithering
2431 // =1: Enable spatial dithering
2432 // bit4=0: 666RGB
2433 // =1: 888RGB
2434 UCHAR ucTemporal; // bit0=0: Disable temporal dithering
2435 // =1: Enable temporal dithering
2436 // bit4=0: 666RGB
2437 // =1: 888RGB
2438 // bit5=0: Gray level 2
2439 // =1: Gray level 4
2440 UCHAR ucFRC; // bit4=0: 25FRC_SEL pattern E
2441 // =1: 25FRC_SEL pattern F
2442 // bit6:5=0: 50FRC_SEL pattern A
2443 // =1: 50FRC_SEL pattern B
2444 // =2: 50FRC_SEL pattern C
2445 // =3: 50FRC_SEL pattern D
2446 // bit7=0: 75FRC_SEL pattern E
2447 // =1: 75FRC_SEL pattern F
2448}LVDS_ENCODER_CONTROL_PARAMETERS_V2;
2449
2450#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V2 LVDS_ENCODER_CONTROL_PARAMETERS_V2
2451
2452#define TMDS1_ENCODER_CONTROL_PARAMETERS_V2 LVDS_ENCODER_CONTROL_PARAMETERS_V2
2453#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS1_ENCODER_CONTROL_PARAMETERS_V2
2454
2455#define TMDS2_ENCODER_CONTROL_PARAMETERS_V2 TMDS1_ENCODER_CONTROL_PARAMETERS_V2
2456#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS2_ENCODER_CONTROL_PARAMETERS_V2
2457
2458
2459#define LVDS_ENCODER_CONTROL_PARAMETERS_V3 LVDS_ENCODER_CONTROL_PARAMETERS_V2
2460#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V3 LVDS_ENCODER_CONTROL_PARAMETERS_V3
2461
2462#define TMDS1_ENCODER_CONTROL_PARAMETERS_V3 LVDS_ENCODER_CONTROL_PARAMETERS_V3
2463#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS1_ENCODER_CONTROL_PARAMETERS_V3
2464
2465#define TMDS2_ENCODER_CONTROL_PARAMETERS_V3 LVDS_ENCODER_CONTROL_PARAMETERS_V3
2466#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS2_ENCODER_CONTROL_PARAMETERS_V3
2467
2468/****************************************************************************/
2469// Structures used by ###
2470/****************************************************************************/
2471typedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS
2472{
2473 UCHAR ucEnable; // Enable or Disable External TMDS encoder
2474 UCHAR ucMisc; // Bit0=0:Enable Single link;=1:Enable Dual link;Bit1 {=0:666RGB, =1:888RGB}
2475 UCHAR ucPadding[2];
2476}ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS;
2477
2478typedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION
2479{
2480 ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS sXTmdsEncoder;
2481 WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved; //Caller doesn't need to init this portion
2482}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION;
2483
2484#define ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2 LVDS_ENCODER_CONTROL_PARAMETERS_V2
2485typedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2
2486{
2487 ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2 sXTmdsEncoder;
2488 WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved; //Caller doesn't need to init this portion
2489}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2;
2490
2491typedef struct _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION
2492{
2493 DIG_ENCODER_CONTROL_PARAMETERS sDigEncoder;
2494 WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;
2495}EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION;
2496
2497/****************************************************************************/
2498// Structures used by DVOEncoderControlTable
2499/****************************************************************************/
2500//ucTableFormatRevision=1,ucTableContentRevision=3
2501//ucDVOConfig:
2502#define DVO_ENCODER_CONFIG_RATE_SEL 0x01
2503#define DVO_ENCODER_CONFIG_DDR_SPEED 0x00
2504#define DVO_ENCODER_CONFIG_SDR_SPEED 0x01
2505#define DVO_ENCODER_CONFIG_OUTPUT_SEL 0x0c
2506#define DVO_ENCODER_CONFIG_LOW12BIT 0x00
2507#define DVO_ENCODER_CONFIG_UPPER12BIT 0x04
2508#define DVO_ENCODER_CONFIG_24BIT 0x08
2509
2510typedef struct _DVO_ENCODER_CONTROL_PARAMETERS_V3
2511{
2512 USHORT usPixelClock;
2513 UCHAR ucDVOConfig;
2514 UCHAR ucAction; //ATOM_ENABLE/ATOM_DISABLE/ATOM_HPD_INIT
2515 UCHAR ucReseved[4];
2516}DVO_ENCODER_CONTROL_PARAMETERS_V3;
2517#define DVO_ENCODER_CONTROL_PS_ALLOCATION_V3 DVO_ENCODER_CONTROL_PARAMETERS_V3
2518
2519typedef struct _DVO_ENCODER_CONTROL_PARAMETERS_V1_4
2520{
2521 USHORT usPixelClock;
2522 UCHAR ucDVOConfig;
2523 UCHAR ucAction; //ATOM_ENABLE/ATOM_DISABLE/ATOM_HPD_INIT
2524 UCHAR ucBitPerColor; //please refer to definition of PANEL_xBIT_PER_COLOR
2525 UCHAR ucReseved[3];
2526}DVO_ENCODER_CONTROL_PARAMETERS_V1_4;
2527#define DVO_ENCODER_CONTROL_PS_ALLOCATION_V1_4 DVO_ENCODER_CONTROL_PARAMETERS_V1_4
2528
2529
2530//ucTableFormatRevision=1
2531//ucTableContentRevision=3 structure is not changed but usMisc add bit 1 as another input for
2532// bit1=0: non-coherent mode
2533// =1: coherent mode
2534
2535//==========================================================================================
2536//Only change is here next time when changing encoder parameter definitions again!
2537#define LVDS_ENCODER_CONTROL_PARAMETERS_LAST LVDS_ENCODER_CONTROL_PARAMETERS_V3
2538#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_LAST LVDS_ENCODER_CONTROL_PARAMETERS_LAST
2539
2540#define TMDS1_ENCODER_CONTROL_PARAMETERS_LAST LVDS_ENCODER_CONTROL_PARAMETERS_V3
2541#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS1_ENCODER_CONTROL_PARAMETERS_LAST
2542
2543#define TMDS2_ENCODER_CONTROL_PARAMETERS_LAST LVDS_ENCODER_CONTROL_PARAMETERS_V3
2544#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS2_ENCODER_CONTROL_PARAMETERS_LAST
2545
2546#define DVO_ENCODER_CONTROL_PARAMETERS_LAST DVO_ENCODER_CONTROL_PARAMETERS
2547#define DVO_ENCODER_CONTROL_PS_ALLOCATION_LAST DVO_ENCODER_CONTROL_PS_ALLOCATION
2548
2549//==========================================================================================
2550#define PANEL_ENCODER_MISC_DUAL 0x01
2551#define PANEL_ENCODER_MISC_COHERENT 0x02
2552#define PANEL_ENCODER_MISC_TMDS_LINKB 0x04
2553#define PANEL_ENCODER_MISC_HDMI_TYPE 0x08
2554
2555#define PANEL_ENCODER_ACTION_DISABLE ATOM_DISABLE
2556#define PANEL_ENCODER_ACTION_ENABLE ATOM_ENABLE
2557#define PANEL_ENCODER_ACTION_COHERENTSEQ (ATOM_ENABLE+1)
2558
2559#define PANEL_ENCODER_TRUNCATE_EN 0x01
2560#define PANEL_ENCODER_TRUNCATE_DEPTH 0x10
2561#define PANEL_ENCODER_SPATIAL_DITHER_EN 0x01
2562#define PANEL_ENCODER_SPATIAL_DITHER_DEPTH 0x10
2563#define PANEL_ENCODER_TEMPORAL_DITHER_EN 0x01
2564#define PANEL_ENCODER_TEMPORAL_DITHER_DEPTH 0x10
2565#define PANEL_ENCODER_TEMPORAL_LEVEL_4 0x20
2566#define PANEL_ENCODER_25FRC_MASK 0x10
2567#define PANEL_ENCODER_25FRC_E 0x00
2568#define PANEL_ENCODER_25FRC_F 0x10
2569#define PANEL_ENCODER_50FRC_MASK 0x60
2570#define PANEL_ENCODER_50FRC_A 0x00
2571#define PANEL_ENCODER_50FRC_B 0x20
2572#define PANEL_ENCODER_50FRC_C 0x40
2573#define PANEL_ENCODER_50FRC_D 0x60
2574#define PANEL_ENCODER_75FRC_MASK 0x80
2575#define PANEL_ENCODER_75FRC_E 0x00
2576#define PANEL_ENCODER_75FRC_F 0x80
2577
2578/****************************************************************************/
2579// Structures used by SetVoltageTable
2580/****************************************************************************/
2581#define SET_VOLTAGE_TYPE_ASIC_VDDC 1
2582#define SET_VOLTAGE_TYPE_ASIC_MVDDC 2
2583#define SET_VOLTAGE_TYPE_ASIC_MVDDQ 3
2584#define SET_VOLTAGE_TYPE_ASIC_VDDCI 4
2585#define SET_VOLTAGE_INIT_MODE 5
2586#define SET_VOLTAGE_GET_MAX_VOLTAGE 6 //Gets the Max. voltage for the soldered Asic
2587
2588#define SET_ASIC_VOLTAGE_MODE_ALL_SOURCE 0x1
2589#define SET_ASIC_VOLTAGE_MODE_SOURCE_A 0x2
2590#define SET_ASIC_VOLTAGE_MODE_SOURCE_B 0x4
2591
2592#define SET_ASIC_VOLTAGE_MODE_SET_VOLTAGE 0x0
2593#define SET_ASIC_VOLTAGE_MODE_GET_GPIOVAL 0x1
2594#define SET_ASIC_VOLTAGE_MODE_GET_GPIOMASK 0x2
2595
2596typedef struct _SET_VOLTAGE_PARAMETERS
2597{
2598 UCHAR ucVoltageType; // To tell which voltage to set up, VDDC/MVDDC/MVDDQ
2599 UCHAR ucVoltageMode; // To set all, to set source A or source B or ...
2600 UCHAR ucVoltageIndex; // An index to tell which voltage level
2601 UCHAR ucReserved;
2602}SET_VOLTAGE_PARAMETERS;
2603
2604typedef struct _SET_VOLTAGE_PARAMETERS_V2
2605{
2606 UCHAR ucVoltageType; // To tell which voltage to set up, VDDC/MVDDC/MVDDQ
2607 UCHAR ucVoltageMode; // Not used, maybe use for state machine for differen power mode
2608 USHORT usVoltageLevel; // real voltage level
2609}SET_VOLTAGE_PARAMETERS_V2;
2610
2611// used by both SetVoltageTable v1.3 and v1.4
2612typedef struct _SET_VOLTAGE_PARAMETERS_V1_3
2613{
2614 UCHAR ucVoltageType; // To tell which voltage to set up, VDDC/MVDDC/MVDDQ/VDDCI
2615 UCHAR ucVoltageMode; // Indicate action: Set voltage level
2616 USHORT usVoltageLevel; // real voltage level in unit of mv or Voltage Phase (0, 1, 2, .. )
2617}SET_VOLTAGE_PARAMETERS_V1_3;
2618
2619//ucVoltageType
2620#define VOLTAGE_TYPE_VDDC 1
2621#define VOLTAGE_TYPE_MVDDC 2
2622#define VOLTAGE_TYPE_MVDDQ 3
2623#define VOLTAGE_TYPE_VDDCI 4
2624#define VOLTAGE_TYPE_VDDGFX 5
2625#define VOLTAGE_TYPE_PCC 6
2626#define VOLTAGE_TYPE_MVPP 7
2627#define VOLTAGE_TYPE_LEDDPM 8
2628#define VOLTAGE_TYPE_PCC_MVDD 9
2629#define VOLTAGE_TYPE_PCIE_VDDC 10
2630#define VOLTAGE_TYPE_PCIE_VDDR 11
2631
2632#define VOLTAGE_TYPE_GENERIC_I2C_1 0x11
2633#define VOLTAGE_TYPE_GENERIC_I2C_2 0x12
2634#define VOLTAGE_TYPE_GENERIC_I2C_3 0x13
2635#define VOLTAGE_TYPE_GENERIC_I2C_4 0x14
2636#define VOLTAGE_TYPE_GENERIC_I2C_5 0x15
2637#define VOLTAGE_TYPE_GENERIC_I2C_6 0x16
2638#define VOLTAGE_TYPE_GENERIC_I2C_7 0x17
2639#define VOLTAGE_TYPE_GENERIC_I2C_8 0x18
2640#define VOLTAGE_TYPE_GENERIC_I2C_9 0x19
2641#define VOLTAGE_TYPE_GENERIC_I2C_10 0x1A
2642
2643//SET_VOLTAGE_PARAMETERS_V3.ucVoltageMode
2644#define ATOM_SET_VOLTAGE 0 //Set voltage Level
2645#define ATOM_INIT_VOLTAGE_REGULATOR 3 //Init Regulator
2646#define ATOM_SET_VOLTAGE_PHASE 4 //Set Vregulator Phase, only for SVID/PVID regulator
2647#define ATOM_GET_MAX_VOLTAGE 6 //Get Max Voltage, not used from SetVoltageTable v1.3
2648#define ATOM_GET_VOLTAGE_LEVEL 6 //Get Voltage level from vitual voltage ID, not used for SetVoltage v1.4
2649#define ATOM_GET_LEAKAGE_ID 8 //Get Leakage Voltage Id ( starting from SMU7x IP ), SetVoltage v1.4
2650
2651// define vitual voltage id in usVoltageLevel
2652#define ATOM_VIRTUAL_VOLTAGE_ID0 0xff01
2653#define ATOM_VIRTUAL_VOLTAGE_ID1 0xff02
2654#define ATOM_VIRTUAL_VOLTAGE_ID2 0xff03
2655#define ATOM_VIRTUAL_VOLTAGE_ID3 0xff04
2656#define ATOM_VIRTUAL_VOLTAGE_ID4 0xff05
2657#define ATOM_VIRTUAL_VOLTAGE_ID5 0xff06
2658#define ATOM_VIRTUAL_VOLTAGE_ID6 0xff07
2659#define ATOM_VIRTUAL_VOLTAGE_ID7 0xff08
2660
2661typedef struct _SET_VOLTAGE_PS_ALLOCATION
2662{
2663 SET_VOLTAGE_PARAMETERS sASICSetVoltage;
2664 WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;
2665}SET_VOLTAGE_PS_ALLOCATION;
2666
2667// New Added from SI for GetVoltageInfoTable, input parameter structure
2668typedef struct _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_1
2669{
2670 UCHAR ucVoltageType; // Input: To tell which voltage to set up, VDDC/MVDDC/MVDDQ/VDDCI
2671 UCHAR ucVoltageMode; // Input: Indicate action: Get voltage info
2672 USHORT usVoltageLevel; // Input: real voltage level in unit of mv or Voltage Phase (0, 1, 2, .. ) or Leakage Id
2673 ULONG ulReserved;
2674}GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_1;
2675
2676// New Added from SI for GetVoltageInfoTable, output parameter structure when ucVotlageMode == ATOM_GET_VOLTAGE_VID
2677typedef struct _GET_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1
2678{
2679 ULONG ulVotlageGpioState;
2680 ULONG ulVoltageGPioMask;
2681}GET_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1;
2682
2683// New Added from SI for GetVoltageInfoTable, output parameter structure when ucVotlageMode == ATOM_GET_VOLTAGE_STATEx_LEAKAGE_VID
2684typedef struct _GET_LEAKAGE_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1
2685{
2686 USHORT usVoltageLevel;
2687 USHORT usVoltageId; // Voltage Id programmed in Voltage Regulator
2688 ULONG ulReseved;
2689}GET_LEAKAGE_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_1;
2690
2691// GetVoltageInfo v1.1 ucVoltageMode
2692#define ATOM_GET_VOLTAGE_VID 0x00
2693#define ATOM_GET_VOTLAGE_INIT_SEQ 0x03
2694#define ATOM_GET_VOLTTAGE_PHASE_PHASE_VID 0x04
2695#define ATOM_GET_VOLTAGE_SVID2 0x07 //Get SVI2 Regulator Info
2696
2697// for SI, this state map to 0xff02 voltage state in Power Play table, which is power boost state
2698#define ATOM_GET_VOLTAGE_STATE0_LEAKAGE_VID 0x10
2699// for SI, this state map to 0xff01 voltage state in Power Play table, which is performance state
2700#define ATOM_GET_VOLTAGE_STATE1_LEAKAGE_VID 0x11
2701
2702#define ATOM_GET_VOLTAGE_STATE2_LEAKAGE_VID 0x12
2703#define ATOM_GET_VOLTAGE_STATE3_LEAKAGE_VID 0x13
2704
2705
2706// New Added from CI Hawaii for GetVoltageInfoTable, input parameter structure
2707typedef struct _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_2
2708{
2709 UCHAR ucVoltageType; // Input: To tell which voltage to set up, VDDC/MVDDC/MVDDQ/VDDCI
2710 UCHAR ucVoltageMode; // Input: Indicate action: Get voltage info
2711 USHORT usVoltageLevel; // Input: real voltage level in unit of mv or Voltage Phase (0, 1, 2, .. ) or Leakage Id
2712 ULONG ulSCLKFreq; // Input: when ucVoltageMode= ATOM_GET_VOLTAGE_EVV_VOLTAGE, DPM state SCLK frequency, Define in PPTable SCLK/Voltage dependence table
2713}GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_2;
2714
2715// New in GetVoltageInfo v1.2 ucVoltageMode
2716#define ATOM_GET_VOLTAGE_EVV_VOLTAGE 0x09
2717
2718// New Added from CI Hawaii for EVV feature
2719typedef struct _GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_2
2720{
2721 USHORT usVoltageLevel; // real voltage level in unit of mv
2722 USHORT usVoltageId; // Voltage Id programmed in Voltage Regulator
2723 USHORT usTDP_Current; // TDP_Current in unit of 0.01A
2724 USHORT usTDP_Power; // TDP_Current in unit of 0.1W
2725}GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_2;
2726
2727
2728// New Added from CI Hawaii for GetVoltageInfoTable, input parameter structure
2729typedef struct _GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_3
2730{
2731 UCHAR ucVoltageType; // Input: To tell which voltage to set up, VDDC/MVDDC/MVDDQ/VDDCI
2732 UCHAR ucVoltageMode; // Input: Indicate action: Get voltage info
2733 USHORT usVoltageLevel; // Input: real voltage level in unit of mv or Voltage Phase (0, 1, 2, .. ) or Leakage Id
2734 ULONG ulSCLKFreq; // Input: when ucVoltageMode= ATOM_GET_VOLTAGE_EVV_VOLTAGE, DPM state SCLK frequency, Define in PPTable SCLK/Voltage dependence table
2735 ULONG ulReserved[3];
2736}GET_VOLTAGE_INFO_INPUT_PARAMETER_V1_3;
2737
2738// New Added from CI Hawaii for EVV feature
2739typedef struct _GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_3
2740{
2741 ULONG ulVoltageLevel; // real voltage level in unit of 0.01mv
2742 ULONG ulReserved[4];
2743}GET_EVV_VOLTAGE_INFO_OUTPUT_PARAMETER_V1_3;
2744
2745
2746/****************************************************************************/
2747// Structures used by GetSMUClockInfo
2748/****************************************************************************/
2749typedef struct _GET_SMU_CLOCK_INFO_INPUT_PARAMETER_V2_1
2750{
2751 ULONG ulDfsPllOutputFreq:24;
2752 ULONG ucDfsDivider:8;
2753}GET_SMU_CLOCK_INFO_INPUT_PARAMETER_V2_1;
2754
2755typedef struct _GET_SMU_CLOCK_INFO_OUTPUT_PARAMETER_V2_1
2756{
2757 ULONG ulDfsOutputFreq;
2758}GET_SMU_CLOCK_INFO_OUTPUT_PARAMETER_V2_1;
2759
2760/****************************************************************************/
2761// Structures used by TVEncoderControlTable
2762/****************************************************************************/
2763typedef struct _TV_ENCODER_CONTROL_PARAMETERS
2764{
2765 USHORT usPixelClock; // in 10KHz; for bios convenient
2766 UCHAR ucTvStandard; // See definition "ATOM_TV_NTSC ..."
2767 UCHAR ucAction; // 0: turn off encoder
2768 // 1: setup and turn on encoder
2769}TV_ENCODER_CONTROL_PARAMETERS;
2770
2771typedef struct _TV_ENCODER_CONTROL_PS_ALLOCATION
2772{
2773 TV_ENCODER_CONTROL_PARAMETERS sTVEncoder;
2774 WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved; // Don't set this one
2775}TV_ENCODER_CONTROL_PS_ALLOCATION;
2776
2777//==============================Data Table Portion====================================
2778
2779
2780/****************************************************************************/
2781// Structure used in Data.mtb
2782/****************************************************************************/
2783typedef struct _ATOM_MASTER_LIST_OF_DATA_TABLES
2784{
2785 USHORT UtilityPipeLine; // Offest for the utility to get parser info,Don't change this position!
2786 USHORT MultimediaCapabilityInfo; // Only used by MM Lib,latest version 1.1, not configuable from Bios, need to include the table to build Bios
2787 USHORT MultimediaConfigInfo; // Only used by MM Lib,latest version 2.1, not configuable from Bios, need to include the table to build Bios
2788 USHORT StandardVESA_Timing; // Only used by Bios
2789 USHORT FirmwareInfo; // Shared by various SW components,latest version 1.4
2790 USHORT PaletteData; // Only used by BIOS
2791 USHORT LCD_Info; // Shared by various SW components,latest version 1.3, was called LVDS_Info
2792 USHORT DIGTransmitterInfo; // Internal used by VBIOS only version 3.1
2793 USHORT SMU_Info; // Shared by various SW components,latest version 1.1
2794 USHORT SupportedDevicesInfo; // Will be obsolete from R600
2795 USHORT GPIO_I2C_Info; // Shared by various SW components,latest version 1.2 will be used from R600
2796 USHORT VRAM_UsageByFirmware; // Shared by various SW components,latest version 1.3 will be used from R600
2797 USHORT GPIO_Pin_LUT; // Shared by various SW components,latest version 1.1
2798 USHORT VESA_ToInternalModeLUT; // Only used by Bios
2799 USHORT GFX_Info; // Shared by various SW components,latest version 2.1 will be used from R600
2800 USHORT PowerPlayInfo; // Shared by various SW components,latest version 2.1,new design from R600
2801 USHORT GPUVirtualizationInfo; // Will be obsolete from R600
2802 USHORT SaveRestoreInfo; // Only used by Bios
2803 USHORT PPLL_SS_Info; // Shared by various SW components,latest version 1.2, used to call SS_Info, change to new name because of int ASIC SS info
2804 USHORT OemInfo; // Defined and used by external SW, should be obsolete soon
2805 USHORT XTMDS_Info; // Will be obsolete from R600
2806 USHORT MclkSS_Info; // Shared by various SW components,latest version 1.1, only enabled when ext SS chip is used
2807 USHORT Object_Header; // Shared by various SW components,latest version 1.1
2808 USHORT IndirectIOAccess; // Only used by Bios,this table position can't change at all!!
2809 USHORT MC_InitParameter; // Only used by command table
2810 USHORT ASIC_VDDC_Info; // Will be obsolete from R600
2811 USHORT ASIC_InternalSS_Info; // New tabel name from R600, used to be called "ASIC_MVDDC_Info"
2812 USHORT TV_VideoMode; // Only used by command table
2813 USHORT VRAM_Info; // Only used by command table, latest version 1.3
2814 USHORT MemoryTrainingInfo; // Used for VBIOS and Diag utility for memory training purpose since R600. the new table rev start from 2.1
2815 USHORT IntegratedSystemInfo; // Shared by various SW components
2816 USHORT ASIC_ProfilingInfo; // New table name from R600, used to be called "ASIC_VDDCI_Info" for pre-R600
2817 USHORT VoltageObjectInfo; // Shared by various SW components, latest version 1.1
2818 USHORT PowerSourceInfo; // Shared by various SW components, latest versoin 1.1
2819 USHORT ServiceInfo;
2820}ATOM_MASTER_LIST_OF_DATA_TABLES;
2821
2822typedef struct _ATOM_MASTER_DATA_TABLE
2823{
2824 ATOM_COMMON_TABLE_HEADER sHeader;
2825 ATOM_MASTER_LIST_OF_DATA_TABLES ListOfDataTables;
2826}ATOM_MASTER_DATA_TABLE;
2827
2828// For backward compatible
2829#define LVDS_Info LCD_Info
2830#define DAC_Info PaletteData
2831#define TMDS_Info DIGTransmitterInfo
2832#define CompassionateData GPUVirtualizationInfo
2833#define AnalogTV_Info SMU_Info
2834#define ComponentVideoInfo GFX_Info
2835
2836/****************************************************************************/
2837// Structure used in MultimediaCapabilityInfoTable
2838/****************************************************************************/
2839typedef struct _ATOM_MULTIMEDIA_CAPABILITY_INFO
2840{
2841 ATOM_COMMON_TABLE_HEADER sHeader;
2842 ULONG ulSignature; // HW info table signature string "$ATI"
2843 UCHAR ucI2C_Type; // I2C type (normal GP_IO, ImpactTV GP_IO, Dedicated I2C pin, etc)
2844 UCHAR ucTV_OutInfo; // Type of TV out supported (3:0) and video out crystal frequency (6:4) and TV data port (7)
2845 UCHAR ucVideoPortInfo; // Provides the video port capabilities
2846 UCHAR ucHostPortInfo; // Provides host port configuration information
2847}ATOM_MULTIMEDIA_CAPABILITY_INFO;
2848
2849
2850/****************************************************************************/
2851// Structure used in MultimediaConfigInfoTable
2852/****************************************************************************/
2853typedef struct _ATOM_MULTIMEDIA_CONFIG_INFO
2854{
2855 ATOM_COMMON_TABLE_HEADER sHeader;
2856 ULONG ulSignature; // MM info table signature sting "$MMT"
2857 UCHAR ucTunerInfo; // Type of tuner installed on the adapter (4:0) and video input for tuner (7:5)
2858 UCHAR ucAudioChipInfo; // List the audio chip type (3:0) product type (4) and OEM revision (7:5)
2859 UCHAR ucProductID; // Defines as OEM ID or ATI board ID dependent on product type setting
2860 UCHAR ucMiscInfo1; // Tuner voltage (1:0) HW teletext support (3:2) FM audio decoder (5:4) reserved (6) audio scrambling (7)
2861 UCHAR ucMiscInfo2; // I2S input config (0) I2S output config (1) I2S Audio Chip (4:2) SPDIF Output Config (5) reserved (7:6)
2862 UCHAR ucMiscInfo3; // Video Decoder Type (3:0) Video In Standard/Crystal (7:4)
2863 UCHAR ucMiscInfo4; // Video Decoder Host Config (2:0) reserved (7:3)
2864 UCHAR ucVideoInput0Info;// Video Input 0 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)
2865 UCHAR ucVideoInput1Info;// Video Input 1 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)
2866 UCHAR ucVideoInput2Info;// Video Input 2 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)
2867 UCHAR ucVideoInput3Info;// Video Input 3 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)
2868 UCHAR ucVideoInput4Info;// Video Input 4 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)
2869}ATOM_MULTIMEDIA_CONFIG_INFO;
2870
2871
2872/****************************************************************************/
2873// Structures used in FirmwareInfoTable
2874/****************************************************************************/
2875
2876// usBIOSCapability Defintion:
2877// Bit 0 = 0: Bios image is not Posted, =1:Bios image is Posted;
2878// Bit 1 = 0: Dual CRTC is not supported, =1: Dual CRTC is supported;
2879// Bit 2 = 0: Extended Desktop is not supported, =1: Extended Desktop is supported;
2880// Others: Reserved
2881#define ATOM_BIOS_INFO_ATOM_FIRMWARE_POSTED 0x0001
2882#define ATOM_BIOS_INFO_DUAL_CRTC_SUPPORT 0x0002
2883#define ATOM_BIOS_INFO_EXTENDED_DESKTOP_SUPPORT 0x0004
2884#define ATOM_BIOS_INFO_MEMORY_CLOCK_SS_SUPPORT 0x0008 // (valid from v1.1 ~v1.4):=1: memclk SS enable, =0 memclk SS disable.
2885#define ATOM_BIOS_INFO_ENGINE_CLOCK_SS_SUPPORT 0x0010 // (valid from v1.1 ~v1.4):=1: engclk SS enable, =0 engclk SS disable.
2886#define ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU 0x0020
2887#define ATOM_BIOS_INFO_WMI_SUPPORT 0x0040
2888#define ATOM_BIOS_INFO_PPMODE_ASSIGNGED_BY_SYSTEM 0x0080
2889#define ATOM_BIOS_INFO_HYPERMEMORY_SUPPORT 0x0100
2890#define ATOM_BIOS_INFO_HYPERMEMORY_SIZE_MASK 0x1E00
2891#define ATOM_BIOS_INFO_VPOST_WITHOUT_FIRST_MODE_SET 0x2000
2892#define ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE 0x4000
2893#define ATOM_BIOS_INFO_MEMORY_CLOCK_EXT_SS_SUPPORT 0x0008 // (valid from v2.1 ): =1: memclk ss enable with external ss chip
2894#define ATOM_BIOS_INFO_ENGINE_CLOCK_EXT_SS_SUPPORT 0x0010 // (valid from v2.1 ): =1: engclk ss enable with external ss chip
2895
2896
2897#ifndef _H2INC
2898
2899//Please don't add or expand this bitfield structure below, this one will retire soon.!
2900typedef struct _ATOM_FIRMWARE_CAPABILITY
2901{
2902#if ATOM_BIG_ENDIAN
2903 USHORT Reserved:1;
2904 USHORT SCL2Redefined:1;
2905 USHORT PostWithoutModeSet:1;
2906 USHORT HyperMemory_Size:4;
2907 USHORT HyperMemory_Support:1;
2908 USHORT PPMode_Assigned:1;
2909 USHORT WMI_SUPPORT:1;
2910 USHORT GPUControlsBL:1;
2911 USHORT EngineClockSS_Support:1;
2912 USHORT MemoryClockSS_Support:1;
2913 USHORT ExtendedDesktopSupport:1;
2914 USHORT DualCRTC_Support:1;
2915 USHORT FirmwarePosted:1;
2916#else
2917 USHORT FirmwarePosted:1;
2918 USHORT DualCRTC_Support:1;
2919 USHORT ExtendedDesktopSupport:1;
2920 USHORT MemoryClockSS_Support:1;
2921 USHORT EngineClockSS_Support:1;
2922 USHORT GPUControlsBL:1;
2923 USHORT WMI_SUPPORT:1;
2924 USHORT PPMode_Assigned:1;
2925 USHORT HyperMemory_Support:1;
2926 USHORT HyperMemory_Size:4;
2927 USHORT PostWithoutModeSet:1;
2928 USHORT SCL2Redefined:1;
2929 USHORT Reserved:1;
2930#endif
2931}ATOM_FIRMWARE_CAPABILITY;
2932
2933typedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS
2934{
2935 ATOM_FIRMWARE_CAPABILITY sbfAccess;
2936 USHORT susAccess;
2937}ATOM_FIRMWARE_CAPABILITY_ACCESS;
2938
2939#else
2940
2941typedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS
2942{
2943 USHORT susAccess;
2944}ATOM_FIRMWARE_CAPABILITY_ACCESS;
2945
2946#endif
2947
2948typedef struct _ATOM_FIRMWARE_INFO
2949{
2950 ATOM_COMMON_TABLE_HEADER sHeader;
2951 ULONG ulFirmwareRevision;
2952 ULONG ulDefaultEngineClock; //In 10Khz unit
2953 ULONG ulDefaultMemoryClock; //In 10Khz unit
2954 ULONG ulDriverTargetEngineClock; //In 10Khz unit
2955 ULONG ulDriverTargetMemoryClock; //In 10Khz unit
2956 ULONG ulMaxEngineClockPLL_Output; //In 10Khz unit
2957 ULONG ulMaxMemoryClockPLL_Output; //In 10Khz unit
2958 ULONG ulMaxPixelClockPLL_Output; //In 10Khz unit
2959 ULONG ulASICMaxEngineClock; //In 10Khz unit
2960 ULONG ulASICMaxMemoryClock; //In 10Khz unit
2961 UCHAR ucASICMaxTemperature;
2962 UCHAR ucPadding[3]; //Don't use them
2963 ULONG aulReservedForBIOS[3]; //Don't use them
2964 USHORT usMinEngineClockPLL_Input; //In 10Khz unit
2965 USHORT usMaxEngineClockPLL_Input; //In 10Khz unit
2966 USHORT usMinEngineClockPLL_Output; //In 10Khz unit
2967 USHORT usMinMemoryClockPLL_Input; //In 10Khz unit
2968 USHORT usMaxMemoryClockPLL_Input; //In 10Khz unit
2969 USHORT usMinMemoryClockPLL_Output; //In 10Khz unit
2970 USHORT usMaxPixelClock; //In 10Khz unit, Max. Pclk
2971 USHORT usMinPixelClockPLL_Input; //In 10Khz unit
2972 USHORT usMaxPixelClockPLL_Input; //In 10Khz unit
2973 USHORT usMinPixelClockPLL_Output; //In 10Khz unit, the definitions above can't change!!!
2974 ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;
2975 USHORT usReferenceClock; //In 10Khz unit
2976 USHORT usPM_RTS_Location; //RTS PM4 starting location in ROM in 1Kb unit
2977 UCHAR ucPM_RTS_StreamSize; //RTS PM4 packets in Kb unit
2978 UCHAR ucDesign_ID; //Indicate what is the board design
2979 UCHAR ucMemoryModule_ID; //Indicate what is the board design
2980}ATOM_FIRMWARE_INFO;
2981
2982typedef struct _ATOM_FIRMWARE_INFO_V1_2
2983{
2984 ATOM_COMMON_TABLE_HEADER sHeader;
2985 ULONG ulFirmwareRevision;
2986 ULONG ulDefaultEngineClock; //In 10Khz unit
2987 ULONG ulDefaultMemoryClock; //In 10Khz unit
2988 ULONG ulDriverTargetEngineClock; //In 10Khz unit
2989 ULONG ulDriverTargetMemoryClock; //In 10Khz unit
2990 ULONG ulMaxEngineClockPLL_Output; //In 10Khz unit
2991 ULONG ulMaxMemoryClockPLL_Output; //In 10Khz unit
2992 ULONG ulMaxPixelClockPLL_Output; //In 10Khz unit
2993 ULONG ulASICMaxEngineClock; //In 10Khz unit
2994 ULONG ulASICMaxMemoryClock; //In 10Khz unit
2995 UCHAR ucASICMaxTemperature;
2996 UCHAR ucMinAllowedBL_Level;
2997 UCHAR ucPadding[2]; //Don't use them
2998 ULONG aulReservedForBIOS[2]; //Don't use them
2999 ULONG ulMinPixelClockPLL_Output; //In 10Khz unit
3000 USHORT usMinEngineClockPLL_Input; //In 10Khz unit
3001 USHORT usMaxEngineClockPLL_Input; //In 10Khz unit
3002 USHORT usMinEngineClockPLL_Output; //In 10Khz unit
3003 USHORT usMinMemoryClockPLL_Input; //In 10Khz unit
3004 USHORT usMaxMemoryClockPLL_Input; //In 10Khz unit
3005 USHORT usMinMemoryClockPLL_Output; //In 10Khz unit
3006 USHORT usMaxPixelClock; //In 10Khz unit, Max. Pclk
3007 USHORT usMinPixelClockPLL_Input; //In 10Khz unit
3008 USHORT usMaxPixelClockPLL_Input; //In 10Khz unit
3009 USHORT usMinPixelClockPLL_Output; //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output
3010 ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;
3011 USHORT usReferenceClock; //In 10Khz unit
3012 USHORT usPM_RTS_Location; //RTS PM4 starting location in ROM in 1Kb unit
3013 UCHAR ucPM_RTS_StreamSize; //RTS PM4 packets in Kb unit
3014 UCHAR ucDesign_ID; //Indicate what is the board design
3015 UCHAR ucMemoryModule_ID; //Indicate what is the board design
3016}ATOM_FIRMWARE_INFO_V1_2;
3017
3018typedef struct _ATOM_FIRMWARE_INFO_V1_3
3019{
3020 ATOM_COMMON_TABLE_HEADER sHeader;
3021 ULONG ulFirmwareRevision;
3022 ULONG ulDefaultEngineClock; //In 10Khz unit
3023 ULONG ulDefaultMemoryClock; //In 10Khz unit
3024 ULONG ulDriverTargetEngineClock; //In 10Khz unit
3025 ULONG ulDriverTargetMemoryClock; //In 10Khz unit
3026 ULONG ulMaxEngineClockPLL_Output; //In 10Khz unit
3027 ULONG ulMaxMemoryClockPLL_Output; //In 10Khz unit
3028 ULONG ulMaxPixelClockPLL_Output; //In 10Khz unit
3029 ULONG ulASICMaxEngineClock; //In 10Khz unit
3030 ULONG ulASICMaxMemoryClock; //In 10Khz unit
3031 UCHAR ucASICMaxTemperature;
3032 UCHAR ucMinAllowedBL_Level;
3033 UCHAR ucPadding[2]; //Don't use them
3034 ULONG aulReservedForBIOS; //Don't use them
3035 ULONG ul3DAccelerationEngineClock;//In 10Khz unit
3036 ULONG ulMinPixelClockPLL_Output; //In 10Khz unit
3037 USHORT usMinEngineClockPLL_Input; //In 10Khz unit
3038 USHORT usMaxEngineClockPLL_Input; //In 10Khz unit
3039 USHORT usMinEngineClockPLL_Output; //In 10Khz unit
3040 USHORT usMinMemoryClockPLL_Input; //In 10Khz unit
3041 USHORT usMaxMemoryClockPLL_Input; //In 10Khz unit
3042 USHORT usMinMemoryClockPLL_Output; //In 10Khz unit
3043 USHORT usMaxPixelClock; //In 10Khz unit, Max. Pclk
3044 USHORT usMinPixelClockPLL_Input; //In 10Khz unit
3045 USHORT usMaxPixelClockPLL_Input; //In 10Khz unit
3046 USHORT usMinPixelClockPLL_Output; //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output
3047 ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;
3048 USHORT usReferenceClock; //In 10Khz unit
3049 USHORT usPM_RTS_Location; //RTS PM4 starting location in ROM in 1Kb unit
3050 UCHAR ucPM_RTS_StreamSize; //RTS PM4 packets in Kb unit
3051 UCHAR ucDesign_ID; //Indicate what is the board design
3052 UCHAR ucMemoryModule_ID; //Indicate what is the board design
3053}ATOM_FIRMWARE_INFO_V1_3;
3054
3055typedef struct _ATOM_FIRMWARE_INFO_V1_4
3056{
3057 ATOM_COMMON_TABLE_HEADER sHeader;
3058 ULONG ulFirmwareRevision;
3059 ULONG ulDefaultEngineClock; //In 10Khz unit
3060 ULONG ulDefaultMemoryClock; //In 10Khz unit
3061 ULONG ulDriverTargetEngineClock; //In 10Khz unit
3062 ULONG ulDriverTargetMemoryClock; //In 10Khz unit
3063 ULONG ulMaxEngineClockPLL_Output; //In 10Khz unit
3064 ULONG ulMaxMemoryClockPLL_Output; //In 10Khz unit
3065 ULONG ulMaxPixelClockPLL_Output; //In 10Khz unit
3066 ULONG ulASICMaxEngineClock; //In 10Khz unit
3067 ULONG ulASICMaxMemoryClock; //In 10Khz unit
3068 UCHAR ucASICMaxTemperature;
3069 UCHAR ucMinAllowedBL_Level;
3070 USHORT usBootUpVDDCVoltage; //In MV unit
3071 USHORT usLcdMinPixelClockPLL_Output; // In MHz unit
3072 USHORT usLcdMaxPixelClockPLL_Output; // In MHz unit
3073 ULONG ul3DAccelerationEngineClock;//In 10Khz unit
3074 ULONG ulMinPixelClockPLL_Output; //In 10Khz unit
3075 USHORT usMinEngineClockPLL_Input; //In 10Khz unit
3076 USHORT usMaxEngineClockPLL_Input; //In 10Khz unit
3077 USHORT usMinEngineClockPLL_Output; //In 10Khz unit
3078 USHORT usMinMemoryClockPLL_Input; //In 10Khz unit
3079 USHORT usMaxMemoryClockPLL_Input; //In 10Khz unit
3080 USHORT usMinMemoryClockPLL_Output; //In 10Khz unit
3081 USHORT usMaxPixelClock; //In 10Khz unit, Max. Pclk
3082 USHORT usMinPixelClockPLL_Input; //In 10Khz unit
3083 USHORT usMaxPixelClockPLL_Input; //In 10Khz unit
3084 USHORT usMinPixelClockPLL_Output; //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output
3085 ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;
3086 USHORT usReferenceClock; //In 10Khz unit
3087 USHORT usPM_RTS_Location; //RTS PM4 starting location in ROM in 1Kb unit
3088 UCHAR ucPM_RTS_StreamSize; //RTS PM4 packets in Kb unit
3089 UCHAR ucDesign_ID; //Indicate what is the board design
3090 UCHAR ucMemoryModule_ID; //Indicate what is the board design
3091}ATOM_FIRMWARE_INFO_V1_4;
3092
3093//the structure below to be used from Cypress
3094typedef struct _ATOM_FIRMWARE_INFO_V2_1
3095{
3096 ATOM_COMMON_TABLE_HEADER sHeader;
3097 ULONG ulFirmwareRevision;
3098 ULONG ulDefaultEngineClock; //In 10Khz unit
3099 ULONG ulDefaultMemoryClock; //In 10Khz unit
3100 ULONG ulReserved1;
3101 ULONG ulReserved2;
3102 ULONG ulMaxEngineClockPLL_Output; //In 10Khz unit
3103 ULONG ulMaxMemoryClockPLL_Output; //In 10Khz unit
3104 ULONG ulMaxPixelClockPLL_Output; //In 10Khz unit
3105 ULONG ulBinaryAlteredInfo; //Was ulASICMaxEngineClock
3106 ULONG ulDefaultDispEngineClkFreq; //In 10Khz unit
3107 UCHAR ucReserved1; //Was ucASICMaxTemperature;
3108 UCHAR ucMinAllowedBL_Level;
3109 USHORT usBootUpVDDCVoltage; //In MV unit
3110 USHORT usLcdMinPixelClockPLL_Output; // In MHz unit
3111 USHORT usLcdMaxPixelClockPLL_Output; // In MHz unit
3112 ULONG ulReserved4; //Was ulAsicMaximumVoltage
3113 ULONG ulMinPixelClockPLL_Output; //In 10Khz unit
3114 USHORT usMinEngineClockPLL_Input; //In 10Khz unit
3115 USHORT usMaxEngineClockPLL_Input; //In 10Khz unit
3116 USHORT usMinEngineClockPLL_Output; //In 10Khz unit
3117 USHORT usMinMemoryClockPLL_Input; //In 10Khz unit
3118 USHORT usMaxMemoryClockPLL_Input; //In 10Khz unit
3119 USHORT usMinMemoryClockPLL_Output; //In 10Khz unit
3120 USHORT usMaxPixelClock; //In 10Khz unit, Max. Pclk
3121 USHORT usMinPixelClockPLL_Input; //In 10Khz unit
3122 USHORT usMaxPixelClockPLL_Input; //In 10Khz unit
3123 USHORT usMinPixelClockPLL_Output; //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output
3124 ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;
3125 USHORT usCoreReferenceClock; //In 10Khz unit
3126 USHORT usMemoryReferenceClock; //In 10Khz unit
3127 USHORT usUniphyDPModeExtClkFreq; //In 10Khz unit, if it is 0, In DP Mode Uniphy Input clock from internal PPLL, otherwise Input clock from external Spread clock
3128 UCHAR ucMemoryModule_ID; //Indicate what is the board design
3129 UCHAR ucReserved4[3];
3130
3131}ATOM_FIRMWARE_INFO_V2_1;
3132
3133//the structure below to be used from NI
3134//ucTableFormatRevision=2
3135//ucTableContentRevision=2
3136
3137typedef struct _PRODUCT_BRANDING
3138{
3139 UCHAR ucEMBEDDED_CAP:2; // Bit[1:0] Embedded feature level
3140 UCHAR ucReserved:2; // Bit[3:2] Reserved
3141 UCHAR ucBRANDING_ID:4; // Bit[7:4] Branding ID
3142}PRODUCT_BRANDING;
3143
3144typedef struct _ATOM_FIRMWARE_INFO_V2_2
3145{
3146 ATOM_COMMON_TABLE_HEADER sHeader;
3147 ULONG ulFirmwareRevision;
3148 ULONG ulDefaultEngineClock; //In 10Khz unit
3149 ULONG ulDefaultMemoryClock; //In 10Khz unit
3150 ULONG ulSPLL_OutputFreq; //In 10Khz unit
3151 ULONG ulGPUPLL_OutputFreq; //In 10Khz unit
3152 ULONG ulReserved1; //Was ulMaxEngineClockPLL_Output; //In 10Khz unit*
3153 ULONG ulReserved2; //Was ulMaxMemoryClockPLL_Output; //In 10Khz unit*
3154 ULONG ulMaxPixelClockPLL_Output; //In 10Khz unit
3155 ULONG ulBinaryAlteredInfo; //Was ulASICMaxEngineClock ?
3156 ULONG ulDefaultDispEngineClkFreq; //In 10Khz unit. This is the frequency before DCDTO, corresponding to usBootUpVDDCVoltage.
3157 UCHAR ucReserved3; //Was ucASICMaxTemperature;
3158 UCHAR ucMinAllowedBL_Level;
3159 USHORT usBootUpVDDCVoltage; //In MV unit
3160 USHORT usLcdMinPixelClockPLL_Output; // In MHz unit
3161 USHORT usLcdMaxPixelClockPLL_Output; // In MHz unit
3162 ULONG ulReserved4; //Was ulAsicMaximumVoltage
3163 ULONG ulMinPixelClockPLL_Output; //In 10Khz unit
3164 UCHAR ucRemoteDisplayConfig;
3165 UCHAR ucReserved5[3]; //Was usMinEngineClockPLL_Input and usMaxEngineClockPLL_Input
3166 ULONG ulReserved6; //Was usMinEngineClockPLL_Output and usMinMemoryClockPLL_Input
3167 ULONG ulReserved7; //Was usMaxMemoryClockPLL_Input and usMinMemoryClockPLL_Output
3168 USHORT usReserved11; //Was usMaxPixelClock; //In 10Khz unit, Max. Pclk used only for DAC
3169 USHORT usMinPixelClockPLL_Input; //In 10Khz unit
3170 USHORT usMaxPixelClockPLL_Input; //In 10Khz unit
3171 USHORT usBootUpVDDCIVoltage; //In unit of mv; Was usMinPixelClockPLL_Output;
3172 ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;
3173 USHORT usCoreReferenceClock; //In 10Khz unit
3174 USHORT usMemoryReferenceClock; //In 10Khz unit
3175 USHORT usUniphyDPModeExtClkFreq; //In 10Khz unit, if it is 0, In DP Mode Uniphy Input clock from internal PPLL, otherwise Input clock from external Spread clock
3176 UCHAR ucMemoryModule_ID; //Indicate what is the board design
3177 UCHAR ucCoolingSolution_ID; //0: Air cooling; 1: Liquid cooling ... [COOLING_SOLUTION]
3178 PRODUCT_BRANDING ucProductBranding; // Bit[7:4]ucBRANDING_ID: Branding ID, Bit[3:2]ucReserved: Reserved, Bit[1:0]ucEMBEDDED_CAP: Embedded feature level.
3179 UCHAR ucReserved9;
3180 USHORT usBootUpMVDDCVoltage; //In unit of mv; Was usMinPixelClockPLL_Output;
3181 USHORT usBootUpVDDGFXVoltage; //In unit of mv;
3182 ULONG ulReserved10[3]; // New added comparing to previous version
3183}ATOM_FIRMWARE_INFO_V2_2;
3184
3185#define ATOM_FIRMWARE_INFO_LAST ATOM_FIRMWARE_INFO_V2_2
3186
3187
3188// definition of ucRemoteDisplayConfig
3189#define REMOTE_DISPLAY_DISABLE 0x00
3190#define REMOTE_DISPLAY_ENABLE 0x01
3191
3192/****************************************************************************/
3193// Structures used in IntegratedSystemInfoTable
3194/****************************************************************************/
3195#define IGP_CAP_FLAG_DYNAMIC_CLOCK_EN 0x2
3196#define IGP_CAP_FLAG_AC_CARD 0x4
3197#define IGP_CAP_FLAG_SDVO_CARD 0x8
3198#define IGP_CAP_FLAG_POSTDIV_BY_2_MODE 0x10
3199
3200typedef struct _ATOM_INTEGRATED_SYSTEM_INFO
3201{
3202 ATOM_COMMON_TABLE_HEADER sHeader;
3203 ULONG ulBootUpEngineClock; //in 10kHz unit
3204 ULONG ulBootUpMemoryClock; //in 10kHz unit
3205 ULONG ulMaxSystemMemoryClock; //in 10kHz unit
3206 ULONG ulMinSystemMemoryClock; //in 10kHz unit
3207 UCHAR ucNumberOfCyclesInPeriodHi;
3208 UCHAR ucLCDTimingSel; //=0:not valid.!=0 sel this timing descriptor from LCD EDID.
3209 USHORT usReserved1;
3210 USHORT usInterNBVoltageLow; //An intermidiate PMW value to set the voltage
3211 USHORT usInterNBVoltageHigh; //Another intermidiate PMW value to set the voltage
3212 ULONG ulReserved[2];
3213
3214 USHORT usFSBClock; //In MHz unit
3215 USHORT usCapabilityFlag; //Bit0=1 indicates the fake HDMI support,Bit1=0/1 for Dynamic clocking dis/enable
3216 //Bit[3:2]== 0:No PCIE card, 1:AC card, 2:SDVO card
3217 //Bit[4]==1: P/2 mode, ==0: P/1 mode
3218 USHORT usPCIENBCfgReg7; //bit[7:0]=MUX_Sel, bit[9:8]=MUX_SEL_LEVEL2, bit[10]=Lane_Reversal
3219 USHORT usK8MemoryClock; //in MHz unit
3220 USHORT usK8SyncStartDelay; //in 0.01 us unit
3221 USHORT usK8DataReturnTime; //in 0.01 us unit
3222 UCHAR ucMaxNBVoltage;
3223 UCHAR ucMinNBVoltage;
3224 UCHAR ucMemoryType; //[7:4]=1:DDR1;=2:DDR2;=3:DDR3.[3:0] is reserved
3225 UCHAR ucNumberOfCyclesInPeriod; //CG.FVTHROT_PWM_CTRL_REG0.NumberOfCyclesInPeriod
3226 UCHAR ucStartingPWM_HighTime; //CG.FVTHROT_PWM_CTRL_REG0.StartingPWM_HighTime
3227 UCHAR ucHTLinkWidth; //16 bit vs. 8 bit
3228 UCHAR ucMaxNBVoltageHigh;
3229 UCHAR ucMinNBVoltageHigh;
3230}ATOM_INTEGRATED_SYSTEM_INFO;
3231
3232/* Explanation on entries in ATOM_INTEGRATED_SYSTEM_INFO
3233ulBootUpMemoryClock: For Intel IGP,it's the UMA system memory clock
3234 For AMD IGP,it's 0 if no SidePort memory installed or it's the boot-up SidePort memory clock
3235ulMaxSystemMemoryClock: For Intel IGP,it's the Max freq from memory SPD if memory runs in ASYNC mode or otherwise (SYNC mode) it's 0
3236 For AMD IGP,for now this can be 0
3237ulMinSystemMemoryClock: For Intel IGP,it's 133MHz if memory runs in ASYNC mode or otherwise (SYNC mode) it's 0
3238 For AMD IGP,for now this can be 0
3239
3240usFSBClock: For Intel IGP,it's FSB Freq
3241 For AMD IGP,it's HT Link Speed
3242
3243usK8MemoryClock: For AMD IGP only. For RevF CPU, set it to 200
3244usK8SyncStartDelay: For AMD IGP only. Memory access latency in K8, required for watermark calculation
3245usK8DataReturnTime: For AMD IGP only. Memory access latency in K8, required for watermark calculation
3246
3247VC:Voltage Control
3248ucMaxNBVoltage: Voltage regulator dependent PWM value. Low 8 bits of the value for the max voltage.Set this one to 0xFF if VC without PWM. Set this to 0x0 if no VC at all.
3249ucMinNBVoltage: Voltage regulator dependent PWM value. Low 8 bits of the value for the min voltage.Set this one to 0x00 if VC without PWM or no VC at all.
3250
3251ucNumberOfCyclesInPeriod: Indicate how many cycles when PWM duty is 100%. low 8 bits of the value.
3252ucNumberOfCyclesInPeriodHi: Indicate how many cycles when PWM duty is 100%. high 8 bits of the value.If the PWM has an inverter,set bit [7]==1,otherwise set it 0
3253
3254ucMaxNBVoltageHigh: Voltage regulator dependent PWM value. High 8 bits of the value for the max voltage.Set this one to 0xFF if VC without PWM. Set this to 0x0 if no VC at all.
3255ucMinNBVoltageHigh: Voltage regulator dependent PWM value. High 8 bits of the value for the min voltage.Set this one to 0x00 if VC without PWM or no VC at all.
3256
3257
3258usInterNBVoltageLow: Voltage regulator dependent PWM value. The value makes the voltage >=Min NB voltage but <=InterNBVoltageHigh. Set this to 0x0000 if VC without PWM or no VC at all.
3259usInterNBVoltageHigh: Voltage regulator dependent PWM value. The value makes the voltage >=InterNBVoltageLow but <=Max NB voltage.Set this to 0x0000 if VC without PWM or no VC at all.
3260*/
3261
3262
3263/*
3264The following IGP table is introduced from RS780, which is supposed to be put by SBIOS in FB before IGP VBIOS starts VPOST;
3265Then VBIOS will copy the whole structure to its image so all GPU SW components can access this data structure to get whatever they need.
3266The enough reservation should allow us to never change table revisions. Whenever needed, a GPU SW component can use reserved portion for new data entries.
3267
3268SW components can access the IGP system infor structure in the same way as before
3269*/
3270
3271
3272typedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V2
3273{
3274 ATOM_COMMON_TABLE_HEADER sHeader;
3275 ULONG ulBootUpEngineClock; //in 10kHz unit
3276 ULONG ulReserved1[2]; //must be 0x0 for the reserved
3277 ULONG ulBootUpUMAClock; //in 10kHz unit
3278 ULONG ulBootUpSidePortClock; //in 10kHz unit
3279 ULONG ulMinSidePortClock; //in 10kHz unit
3280 ULONG ulReserved2[6]; //must be 0x0 for the reserved
3281 ULONG ulSystemConfig; //see explanation below
3282 ULONG ulBootUpReqDisplayVector;
3283 ULONG ulOtherDisplayMisc;
3284 ULONG ulDDISlot1Config;
3285 ULONG ulDDISlot2Config;
3286 UCHAR ucMemoryType; //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved
3287 UCHAR ucUMAChannelNumber;
3288 UCHAR ucDockingPinBit;
3289 UCHAR ucDockingPinPolarity;
3290 ULONG ulDockingPinCFGInfo;
3291 ULONG ulCPUCapInfo;
3292 USHORT usNumberOfCyclesInPeriod;
3293 USHORT usMaxNBVoltage;
3294 USHORT usMinNBVoltage;
3295 USHORT usBootUpNBVoltage;
3296 ULONG ulHTLinkFreq; //in 10Khz
3297 USHORT usMinHTLinkWidth;
3298 USHORT usMaxHTLinkWidth;
3299 USHORT usUMASyncStartDelay;
3300 USHORT usUMADataReturnTime;
3301 USHORT usLinkStatusZeroTime;
3302 USHORT usDACEfuse; //for storing badgap value (for RS880 only)
3303 ULONG ulHighVoltageHTLinkFreq; // in 10Khz
3304 ULONG ulLowVoltageHTLinkFreq; // in 10Khz
3305 USHORT usMaxUpStreamHTLinkWidth;
3306 USHORT usMaxDownStreamHTLinkWidth;
3307 USHORT usMinUpStreamHTLinkWidth;
3308 USHORT usMinDownStreamHTLinkWidth;
3309 USHORT usFirmwareVersion; //0 means FW is not supported. Otherwise it's the FW version loaded by SBIOS and driver should enable FW.
3310 USHORT usFullT0Time; // Input to calculate minimum HT link change time required by NB P-State. Unit is 0.01us.
3311 ULONG ulReserved3[96]; //must be 0x0
3312}ATOM_INTEGRATED_SYSTEM_INFO_V2;
3313
3314/*
3315ulBootUpEngineClock: Boot-up Engine Clock in 10Khz;
3316ulBootUpUMAClock: Boot-up UMA Clock in 10Khz; it must be 0x0 when UMA is not present
3317ulBootUpSidePortClock: Boot-up SidePort Clock in 10Khz; it must be 0x0 when SidePort Memory is not present,this could be equal to or less than maximum supported Sideport memory clock
3318
3319ulSystemConfig:
3320Bit[0]=1: PowerExpress mode =0 Non-PowerExpress mode;
3321Bit[1]=1: system boots up at AMD overdrived state or user customized mode. In this case, driver will just stick to this boot-up mode. No other PowerPlay state
3322 =0: system boots up at driver control state. Power state depends on PowerPlay table.
3323Bit[2]=1: PWM method is used on NB voltage control. =0: GPIO method is used.
3324Bit[3]=1: Only one power state(Performance) will be supported.
3325 =0: Multiple power states supported from PowerPlay table.
3326Bit[4]=1: CLMC is supported and enabled on current system.
3327 =0: CLMC is not supported or enabled on current system. SBIOS need to support HT link/freq change through ATIF interface.
3328Bit[5]=1: Enable CDLW for all driver control power states. Max HT width is from SBIOS, while Min HT width is determined by display requirement.
3329 =0: CDLW is disabled. If CLMC is enabled case, Min HT width will be set equal to Max HT width. If CLMC disabled case, Max HT width will be applied.
3330Bit[6]=1: High Voltage requested for all power states. In this case, voltage will be forced at 1.1v and powerplay table voltage drop/throttling request will be ignored.
3331 =0: Voltage settings is determined by powerplay table.
3332Bit[7]=1: Enable CLMC as hybrid Mode. CDLD and CILR will be disabled in this case and we're using legacy C1E. This is workaround for CPU(Griffin) performance issue.
3333 =0: Enable CLMC as regular mode, CDLD and CILR will be enabled.
3334Bit[8]=1: CDLF is supported and enabled on current system.
3335 =0: CDLF is not supported or enabled on current system.
3336Bit[9]=1: DLL Shut Down feature is enabled on current system.
3337 =0: DLL Shut Down feature is not enabled or supported on current system.
3338
3339ulBootUpReqDisplayVector: This dword is a bit vector indicates what display devices are requested during boot-up. Refer to ATOM_DEVICE_xxx_SUPPORT for the bit vector definitions.
3340
3341ulOtherDisplayMisc: [15:8]- Bootup LCD Expansion selection; 0-center, 1-full panel size expansion;
3342 [7:0] - BootupTV standard selection; This is a bit vector to indicate what TV standards are supported by the system. Refer to ucTVSuppportedStd definition;
3343
3344ulDDISlot1Config: Describes the PCIE lane configuration on this DDI PCIE slot (ADD2 card) or connector (Mobile design).
3345 [3:0] - Bit vector to indicate PCIE lane config of the DDI slot/connector on chassis (bit 0=1 lane 3:0; bit 1=1 lane 7:4; bit 2=1 lane 11:8; bit 3=1 lane 15:12)
3346 [7:4] - Bit vector to indicate PCIE lane config of the same DDI slot/connector on docking station (bit 4=1 lane 3:0; bit 5=1 lane 7:4; bit 6=1 lane 11:8; bit 7=1 lane 15:12)
3347 When a DDI connector is not "paired" (meaming two connections mutualexclusive on chassis or docking, only one of them can be connected at one time.
3348 in both chassis and docking, SBIOS has to duplicate the same PCIE lane info from chassis to docking or vice versa. For example:
3349 one DDI connector is only populated in docking with PCIE lane 8-11, but there is no paired connection on chassis, SBIOS has to copy bit 6 to bit 2.
3350
3351 [15:8] - Lane configuration attribute;
3352 [23:16]- Connector type, possible value:
3353 CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D
3354 CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D
3355 CONNECTOR_OBJECT_ID_HDMI_TYPE_A
3356 CONNECTOR_OBJECT_ID_DISPLAYPORT
3357 CONNECTOR_OBJECT_ID_eDP
3358 [31:24]- Reserved
3359
3360ulDDISlot2Config: Same as Slot1.
3361ucMemoryType: SidePort memory type, set it to 0x0 when Sideport memory is not installed. Driver needs this info to change sideport memory clock. Not for display in CCC.
3362For IGP, Hypermemory is the only memory type showed in CCC.
3363
3364ucUMAChannelNumber: how many channels for the UMA;
3365
3366ulDockingPinCFGInfo: [15:0]-Bus/Device/Function # to CFG to read this Docking Pin; [31:16]-reg offset in CFG to read this pin
3367ucDockingPinBit: which bit in this register to read the pin status;
3368ucDockingPinPolarity:Polarity of the pin when docked;
3369
3370ulCPUCapInfo: [7:0]=1:Griffin;[7:0]=2:Greyhound;[7:0]=3:K8, [7:0]=4:Pharaoh, other bits reserved for now and must be 0x0
3371
3372usNumberOfCyclesInPeriod:Indicate how many cycles when PWM duty is 100%.
3373
3374usMaxNBVoltage:Max. voltage control value in either PWM or GPIO mode.
3375usMinNBVoltage:Min. voltage control value in either PWM or GPIO mode.
3376 GPIO mode: both usMaxNBVoltage & usMinNBVoltage have a valid value ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE=0
3377 PWM mode: both usMaxNBVoltage & usMinNBVoltage have a valid value ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE=1
3378 GPU SW don't control mode: usMaxNBVoltage & usMinNBVoltage=0 and no care about ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE
3379
3380usBootUpNBVoltage:Boot-up voltage regulator dependent PWM value.
3381
3382
3383ulHTLinkFreq: Bootup HT link Frequency in 10Khz.
3384usMinHTLinkWidth: Bootup minimum HT link width. If CDLW disabled, this is equal to usMaxHTLinkWidth.
3385 If CDLW enabled, both upstream and downstream width should be the same during bootup.
3386usMaxHTLinkWidth: Bootup maximum HT link width. If CDLW disabled, this is equal to usMinHTLinkWidth.
3387 If CDLW enabled, both upstream and downstream width should be the same during bootup.
3388
3389usUMASyncStartDelay: Memory access latency, required for watermark calculation
3390usUMADataReturnTime: Memory access latency, required for watermark calculation
3391usLinkStatusZeroTime:Memory access latency required for watermark calculation, set this to 0x0 for K8 CPU, set a proper value in 0.01 the unit of us
3392for Griffin or Greyhound. SBIOS needs to convert to actual time by:
3393 if T0Ttime [5:4]=00b, then usLinkStatusZeroTime=T0Ttime [3:0]*0.1us (0.0 to 1.5us)
3394 if T0Ttime [5:4]=01b, then usLinkStatusZeroTime=T0Ttime [3:0]*0.5us (0.0 to 7.5us)
3395 if T0Ttime [5:4]=10b, then usLinkStatusZeroTime=T0Ttime [3:0]*2.0us (0.0 to 30us)
3396 if T0Ttime [5:4]=11b, and T0Ttime [3:0]=0x0 to 0xa, then usLinkStatusZeroTime=T0Ttime [3:0]*20us (0.0 to 200us)
3397
3398ulHighVoltageHTLinkFreq: HT link frequency for power state with low voltage. If boot up runs in HT1, this must be 0.
3399 This must be less than or equal to ulHTLinkFreq(bootup frequency).
3400ulLowVoltageHTLinkFreq: HT link frequency for power state with low voltage or voltage scaling 1.0v~1.1v. If boot up runs in HT1, this must be 0.
3401 This must be less than or equal to ulHighVoltageHTLinkFreq.
3402
3403usMaxUpStreamHTLinkWidth: Asymmetric link width support in the future, to replace usMaxHTLinkWidth. Not used for now.
3404usMaxDownStreamHTLinkWidth: same as above.
3405usMinUpStreamHTLinkWidth: Asymmetric link width support in the future, to replace usMinHTLinkWidth. Not used for now.
3406usMinDownStreamHTLinkWidth: same as above.
3407*/
3408
3409// ATOM_INTEGRATED_SYSTEM_INFO::ulCPUCapInfo - CPU type definition
3410#define INTEGRATED_SYSTEM_INFO__UNKNOWN_CPU 0
3411#define INTEGRATED_SYSTEM_INFO__AMD_CPU__GRIFFIN 1
3412#define INTEGRATED_SYSTEM_INFO__AMD_CPU__GREYHOUND 2
3413#define INTEGRATED_SYSTEM_INFO__AMD_CPU__K8 3
3414#define INTEGRATED_SYSTEM_INFO__AMD_CPU__PHARAOH 4
3415#define INTEGRATED_SYSTEM_INFO__AMD_CPU__OROCHI 5
3416
3417#define INTEGRATED_SYSTEM_INFO__AMD_CPU__MAX_CODE INTEGRATED_SYSTEM_INFO__AMD_CPU__OROCHI // this deff reflects max defined CPU code
3418
3419#define SYSTEM_CONFIG_POWEREXPRESS_ENABLE 0x00000001
3420#define SYSTEM_CONFIG_RUN_AT_OVERDRIVE_ENGINE 0x00000002
3421#define SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE 0x00000004
3422#define SYSTEM_CONFIG_PERFORMANCE_POWERSTATE_ONLY 0x00000008
3423#define SYSTEM_CONFIG_CLMC_ENABLED 0x00000010
3424#define SYSTEM_CONFIG_CDLW_ENABLED 0x00000020
3425#define SYSTEM_CONFIG_HIGH_VOLTAGE_REQUESTED 0x00000040
3426#define SYSTEM_CONFIG_CLMC_HYBRID_MODE_ENABLED 0x00000080
3427#define SYSTEM_CONFIG_CDLF_ENABLED 0x00000100
3428#define SYSTEM_CONFIG_DLL_SHUTDOWN_ENABLED 0x00000200
3429
3430#define IGP_DDI_SLOT_LANE_CONFIG_MASK 0x000000FF
3431
3432#define b0IGP_DDI_SLOT_LANE_MAP_MASK 0x0F
3433#define b0IGP_DDI_SLOT_DOCKING_LANE_MAP_MASK 0xF0
3434#define b0IGP_DDI_SLOT_CONFIG_LANE_0_3 0x01
3435#define b0IGP_DDI_SLOT_CONFIG_LANE_4_7 0x02
3436#define b0IGP_DDI_SLOT_CONFIG_LANE_8_11 0x04
3437#define b0IGP_DDI_SLOT_CONFIG_LANE_12_15 0x08
3438
3439#define IGP_DDI_SLOT_ATTRIBUTE_MASK 0x0000FF00
3440#define IGP_DDI_SLOT_CONFIG_REVERSED 0x00000100
3441#define b1IGP_DDI_SLOT_CONFIG_REVERSED 0x01
3442
3443#define IGP_DDI_SLOT_CONNECTOR_TYPE_MASK 0x00FF0000
3444
3445// IntegratedSystemInfoTable new Rev is V5 after V2, because of the real rev of V2 is v1.4. This rev is used for RR
3446typedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V5
3447{
3448 ATOM_COMMON_TABLE_HEADER sHeader;
3449 ULONG ulBootUpEngineClock; //in 10kHz unit
3450 ULONG ulDentistVCOFreq; //Dentist VCO clock in 10kHz unit, the source of GPU SCLK, LCLK, UCLK and VCLK.
3451 ULONG ulLClockFreq; //GPU Lclk freq in 10kHz unit, have relationship with NCLK in NorthBridge
3452 ULONG ulBootUpUMAClock; //in 10kHz unit
3453 ULONG ulReserved1[8]; //must be 0x0 for the reserved
3454 ULONG ulBootUpReqDisplayVector;
3455 ULONG ulOtherDisplayMisc;
3456 ULONG ulReserved2[4]; //must be 0x0 for the reserved
3457 ULONG ulSystemConfig; //TBD
3458 ULONG ulCPUCapInfo; //TBD
3459 USHORT usMaxNBVoltage; //high NB voltage, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse;
3460 USHORT usMinNBVoltage; //low NB voltage, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse;
3461 USHORT usBootUpNBVoltage; //boot up NB voltage
3462 UCHAR ucHtcTmpLmt; //bit [22:16] of D24F3x64 Hardware Thermal Control (HTC) Register, may not be needed, TBD
3463 UCHAR ucTjOffset; //bit [28:22] of D24F3xE4 Thermtrip Status Register,may not be needed, TBD
3464 ULONG ulReserved3[4]; //must be 0x0 for the reserved
3465 ULONG ulDDISlot1Config; //see above ulDDISlot1Config definition
3466 ULONG ulDDISlot2Config;
3467 ULONG ulDDISlot3Config;
3468 ULONG ulDDISlot4Config;
3469 ULONG ulReserved4[4]; //must be 0x0 for the reserved
3470 UCHAR ucMemoryType; //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved
3471 UCHAR ucUMAChannelNumber;
3472 USHORT usReserved;
3473 ULONG ulReserved5[4]; //must be 0x0 for the reserved
3474 ULONG ulCSR_M3_ARB_CNTL_DEFAULT[10];//arrays with values for CSR M3 arbiter for default
3475 ULONG ulCSR_M3_ARB_CNTL_UVD[10]; //arrays with values for CSR M3 arbiter for UVD playback
3476 ULONG ulCSR_M3_ARB_CNTL_FS3D[10];//arrays with values for CSR M3 arbiter for Full Screen 3D applications
3477 ULONG ulReserved6[61]; //must be 0x0
3478}ATOM_INTEGRATED_SYSTEM_INFO_V5;
3479
3480
3481
3482/****************************************************************************/
3483// Structure used in GPUVirtualizationInfoTable
3484/****************************************************************************/
3485typedef struct _ATOM_GPU_VIRTUALIZATION_INFO_V2_1
3486{
3487 ATOM_COMMON_TABLE_HEADER sHeader;
3488 ULONG ulMCUcodeRomStartAddr;
3489 ULONG ulMCUcodeLength;
3490 ULONG ulSMCUcodeRomStartAddr;
3491 ULONG ulSMCUcodeLength;
3492 ULONG ulRLCVUcodeRomStartAddr;
3493 ULONG ulRLCVUcodeLength;
3494 ULONG ulTOCUcodeStartAddr;
3495 ULONG ulTOCUcodeLength;
3496 ULONG ulSMCPatchTableStartAddr;
3497 ULONG ulSmcPatchTableLength;
3498 ULONG ulSystemFlag;
3499}ATOM_GPU_VIRTUALIZATION_INFO_V2_1;
3500
3501
3502#define ATOM_CRT_INT_ENCODER1_INDEX 0x00000000
3503#define ATOM_LCD_INT_ENCODER1_INDEX 0x00000001
3504#define ATOM_TV_INT_ENCODER1_INDEX 0x00000002
3505#define ATOM_DFP_INT_ENCODER1_INDEX 0x00000003
3506#define ATOM_CRT_INT_ENCODER2_INDEX 0x00000004
3507#define ATOM_LCD_EXT_ENCODER1_INDEX 0x00000005
3508#define ATOM_TV_EXT_ENCODER1_INDEX 0x00000006
3509#define ATOM_DFP_EXT_ENCODER1_INDEX 0x00000007
3510#define ATOM_CV_INT_ENCODER1_INDEX 0x00000008
3511#define ATOM_DFP_INT_ENCODER2_INDEX 0x00000009
3512#define ATOM_CRT_EXT_ENCODER1_INDEX 0x0000000A
3513#define ATOM_CV_EXT_ENCODER1_INDEX 0x0000000B
3514#define ATOM_DFP_INT_ENCODER3_INDEX 0x0000000C
3515#define ATOM_DFP_INT_ENCODER4_INDEX 0x0000000D
3516
3517// define ASIC internal encoder id ( bit vector ), used for CRTC_SourceSelTable
3518#define ASIC_INT_DAC1_ENCODER_ID 0x00
3519#define ASIC_INT_TV_ENCODER_ID 0x02
3520#define ASIC_INT_DIG1_ENCODER_ID 0x03
3521#define ASIC_INT_DAC2_ENCODER_ID 0x04
3522#define ASIC_EXT_TV_ENCODER_ID 0x06
3523#define ASIC_INT_DVO_ENCODER_ID 0x07
3524#define ASIC_INT_DIG2_ENCODER_ID 0x09
3525#define ASIC_EXT_DIG_ENCODER_ID 0x05
3526#define ASIC_EXT_DIG2_ENCODER_ID 0x08
3527#define ASIC_INT_DIG3_ENCODER_ID 0x0a
3528#define ASIC_INT_DIG4_ENCODER_ID 0x0b
3529#define ASIC_INT_DIG5_ENCODER_ID 0x0c
3530#define ASIC_INT_DIG6_ENCODER_ID 0x0d
3531#define ASIC_INT_DIG7_ENCODER_ID 0x0e
3532
3533//define Encoder attribute
3534#define ATOM_ANALOG_ENCODER 0
3535#define ATOM_DIGITAL_ENCODER 1
3536#define ATOM_DP_ENCODER 2
3537
3538#define ATOM_ENCODER_ENUM_MASK 0x70
3539#define ATOM_ENCODER_ENUM_ID1 0x00
3540#define ATOM_ENCODER_ENUM_ID2 0x10
3541#define ATOM_ENCODER_ENUM_ID3 0x20
3542#define ATOM_ENCODER_ENUM_ID4 0x30
3543#define ATOM_ENCODER_ENUM_ID5 0x40
3544#define ATOM_ENCODER_ENUM_ID6 0x50
3545
3546#define ATOM_DEVICE_CRT1_INDEX 0x00000000
3547#define ATOM_DEVICE_LCD1_INDEX 0x00000001
3548#define ATOM_DEVICE_TV1_INDEX 0x00000002
3549#define ATOM_DEVICE_DFP1_INDEX 0x00000003
3550#define ATOM_DEVICE_CRT2_INDEX 0x00000004
3551#define ATOM_DEVICE_LCD2_INDEX 0x00000005
3552#define ATOM_DEVICE_DFP6_INDEX 0x00000006
3553#define ATOM_DEVICE_DFP2_INDEX 0x00000007
3554#define ATOM_DEVICE_CV_INDEX 0x00000008
3555#define ATOM_DEVICE_DFP3_INDEX 0x00000009
3556#define ATOM_DEVICE_DFP4_INDEX 0x0000000A
3557#define ATOM_DEVICE_DFP5_INDEX 0x0000000B
3558
3559#define ATOM_DEVICE_RESERVEDC_INDEX 0x0000000C
3560#define ATOM_DEVICE_RESERVEDD_INDEX 0x0000000D
3561#define ATOM_DEVICE_RESERVEDE_INDEX 0x0000000E
3562#define ATOM_DEVICE_RESERVEDF_INDEX 0x0000000F
3563#define ATOM_MAX_SUPPORTED_DEVICE_INFO (ATOM_DEVICE_DFP3_INDEX+1)
3564#define ATOM_MAX_SUPPORTED_DEVICE_INFO_2 ATOM_MAX_SUPPORTED_DEVICE_INFO
3565#define ATOM_MAX_SUPPORTED_DEVICE_INFO_3 (ATOM_DEVICE_DFP5_INDEX + 1 )
3566
3567#define ATOM_MAX_SUPPORTED_DEVICE (ATOM_DEVICE_RESERVEDF_INDEX+1)
3568
3569#define ATOM_DEVICE_CRT1_SUPPORT (0x1L << ATOM_DEVICE_CRT1_INDEX )
3570#define ATOM_DEVICE_LCD1_SUPPORT (0x1L << ATOM_DEVICE_LCD1_INDEX )
3571#define ATOM_DEVICE_TV1_SUPPORT (0x1L << ATOM_DEVICE_TV1_INDEX )
3572#define ATOM_DEVICE_DFP1_SUPPORT (0x1L << ATOM_DEVICE_DFP1_INDEX )
3573#define ATOM_DEVICE_CRT2_SUPPORT (0x1L << ATOM_DEVICE_CRT2_INDEX )
3574#define ATOM_DEVICE_LCD2_SUPPORT (0x1L << ATOM_DEVICE_LCD2_INDEX )
3575#define ATOM_DEVICE_DFP6_SUPPORT (0x1L << ATOM_DEVICE_DFP6_INDEX )
3576#define ATOM_DEVICE_DFP2_SUPPORT (0x1L << ATOM_DEVICE_DFP2_INDEX )
3577#define ATOM_DEVICE_CV_SUPPORT (0x1L << ATOM_DEVICE_CV_INDEX )
3578#define ATOM_DEVICE_DFP3_SUPPORT (0x1L << ATOM_DEVICE_DFP3_INDEX )
3579#define ATOM_DEVICE_DFP4_SUPPORT (0x1L << ATOM_DEVICE_DFP4_INDEX )
3580#define ATOM_DEVICE_DFP5_SUPPORT (0x1L << ATOM_DEVICE_DFP5_INDEX )
3581
3582
3583#define ATOM_DEVICE_CRT_SUPPORT (ATOM_DEVICE_CRT1_SUPPORT | ATOM_DEVICE_CRT2_SUPPORT)
3584#define ATOM_DEVICE_DFP_SUPPORT (ATOM_DEVICE_DFP1_SUPPORT | ATOM_DEVICE_DFP2_SUPPORT | ATOM_DEVICE_DFP3_SUPPORT | ATOM_DEVICE_DFP4_SUPPORT | ATOM_DEVICE_DFP5_SUPPORT | ATOM_DEVICE_DFP6_SUPPORT)
3585#define ATOM_DEVICE_TV_SUPPORT ATOM_DEVICE_TV1_SUPPORT
3586#define ATOM_DEVICE_LCD_SUPPORT (ATOM_DEVICE_LCD1_SUPPORT | ATOM_DEVICE_LCD2_SUPPORT)
3587
3588#define ATOM_DEVICE_CONNECTOR_TYPE_MASK 0x000000F0
3589#define ATOM_DEVICE_CONNECTOR_TYPE_SHIFT 0x00000004
3590#define ATOM_DEVICE_CONNECTOR_VGA 0x00000001
3591#define ATOM_DEVICE_CONNECTOR_DVI_I 0x00000002
3592#define ATOM_DEVICE_CONNECTOR_DVI_D 0x00000003
3593#define ATOM_DEVICE_CONNECTOR_DVI_A 0x00000004
3594#define ATOM_DEVICE_CONNECTOR_SVIDEO 0x00000005
3595#define ATOM_DEVICE_CONNECTOR_COMPOSITE 0x00000006
3596#define ATOM_DEVICE_CONNECTOR_LVDS 0x00000007
3597#define ATOM_DEVICE_CONNECTOR_DIGI_LINK 0x00000008
3598#define ATOM_DEVICE_CONNECTOR_SCART 0x00000009
3599#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_A 0x0000000A
3600#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_B 0x0000000B
3601#define ATOM_DEVICE_CONNECTOR_CASE_1 0x0000000E
3602#define ATOM_DEVICE_CONNECTOR_DISPLAYPORT 0x0000000F
3603
3604
3605#define ATOM_DEVICE_DAC_INFO_MASK 0x0000000F
3606#define ATOM_DEVICE_DAC_INFO_SHIFT 0x00000000
3607#define ATOM_DEVICE_DAC_INFO_NODAC 0x00000000
3608#define ATOM_DEVICE_DAC_INFO_DACA 0x00000001
3609#define ATOM_DEVICE_DAC_INFO_DACB 0x00000002
3610#define ATOM_DEVICE_DAC_INFO_EXDAC 0x00000003
3611
3612#define ATOM_DEVICE_I2C_ID_NOI2C 0x00000000
3613
3614#define ATOM_DEVICE_I2C_LINEMUX_MASK 0x0000000F
3615#define ATOM_DEVICE_I2C_LINEMUX_SHIFT 0x00000000
3616
3617#define ATOM_DEVICE_I2C_ID_MASK 0x00000070
3618#define ATOM_DEVICE_I2C_ID_SHIFT 0x00000004
3619#define ATOM_DEVICE_I2C_ID_IS_FOR_NON_MM_USE 0x00000001
3620#define ATOM_DEVICE_I2C_ID_IS_FOR_MM_USE 0x00000002
3621#define ATOM_DEVICE_I2C_ID_IS_FOR_SDVO_USE 0x00000003 //For IGP RS600
3622#define ATOM_DEVICE_I2C_ID_IS_FOR_DAC_SCL 0x00000004 //For IGP RS690
3623
3624#define ATOM_DEVICE_I2C_HARDWARE_CAP_MASK 0x00000080
3625#define ATOM_DEVICE_I2C_HARDWARE_CAP_SHIFT 0x00000007
3626#define ATOM_DEVICE_USES_SOFTWARE_ASSISTED_I2C 0x00000000
3627#define ATOM_DEVICE_USES_HARDWARE_ASSISTED_I2C 0x00000001
3628
3629// usDeviceSupport:
3630// Bits0 = 0 - no CRT1 support= 1- CRT1 is supported
3631// Bit 1 = 0 - no LCD1 support= 1- LCD1 is supported
3632// Bit 2 = 0 - no TV1 support= 1- TV1 is supported
3633// Bit 3 = 0 - no DFP1 support= 1- DFP1 is supported
3634// Bit 4 = 0 - no CRT2 support= 1- CRT2 is supported
3635// Bit 5 = 0 - no LCD2 support= 1- LCD2 is supported
3636// Bit 6 = 0 - no DFP6 support= 1- DFP6 is supported
3637// Bit 7 = 0 - no DFP2 support= 1- DFP2 is supported
3638// Bit 8 = 0 - no CV support= 1- CV is supported
3639// Bit 9 = 0 - no DFP3 support= 1- DFP3 is supported
3640// Bit 10= 0 - no DFP4 support= 1- DFP4 is supported
3641// Bit 11= 0 - no DFP5 support= 1- DFP5 is supported
3642//
3643//
3644
3645/****************************************************************************/
3646// Structure used in MclkSS_InfoTable
3647/****************************************************************************/
3648// ucI2C_ConfigID
3649// [7:0] - I2C LINE Associate ID
3650// = 0 - no I2C
3651// [7] - HW_Cap = 1, [6:0]=HW assisted I2C ID(HW line selection)
3652// = 0, [6:0]=SW assisted I2C ID
3653// [6-4] - HW_ENGINE_ID = 1, HW engine for NON multimedia use
3654// = 2, HW engine for Multimedia use
3655// = 3-7 Reserved for future I2C engines
3656// [3-0] - I2C_LINE_MUX = A Mux number when it's HW assisted I2C or GPIO ID when it's SW I2C
3657
3658typedef struct _ATOM_I2C_ID_CONFIG
3659{
3660#if ATOM_BIG_ENDIAN
3661 UCHAR bfHW_Capable:1;
3662 UCHAR bfHW_EngineID:3;
3663 UCHAR bfI2C_LineMux:4;
3664#else
3665 UCHAR bfI2C_LineMux:4;
3666 UCHAR bfHW_EngineID:3;
3667 UCHAR bfHW_Capable:1;
3668#endif
3669}ATOM_I2C_ID_CONFIG;
3670
3671typedef union _ATOM_I2C_ID_CONFIG_ACCESS
3672{
3673 ATOM_I2C_ID_CONFIG sbfAccess;
3674 UCHAR ucAccess;
3675}ATOM_I2C_ID_CONFIG_ACCESS;
3676
3677
3678/****************************************************************************/
3679// Structure used in GPIO_I2C_InfoTable
3680/****************************************************************************/
3681typedef struct _ATOM_GPIO_I2C_ASSIGMENT
3682{
3683 USHORT usClkMaskRegisterIndex;
3684 USHORT usClkEnRegisterIndex;
3685 USHORT usClkY_RegisterIndex;
3686 USHORT usClkA_RegisterIndex;
3687 USHORT usDataMaskRegisterIndex;
3688 USHORT usDataEnRegisterIndex;
3689 USHORT usDataY_RegisterIndex;
3690 USHORT usDataA_RegisterIndex;
3691 ATOM_I2C_ID_CONFIG_ACCESS sucI2cId;
3692 UCHAR ucClkMaskShift;
3693 UCHAR ucClkEnShift;
3694 UCHAR ucClkY_Shift;
3695 UCHAR ucClkA_Shift;
3696 UCHAR ucDataMaskShift;
3697 UCHAR ucDataEnShift;
3698 UCHAR ucDataY_Shift;
3699 UCHAR ucDataA_Shift;
3700 UCHAR ucReserved1;
3701 UCHAR ucReserved2;
3702}ATOM_GPIO_I2C_ASSIGMENT;
3703
3704typedef struct _ATOM_GPIO_I2C_INFO
3705{
3706 ATOM_COMMON_TABLE_HEADER sHeader;
3707 ATOM_GPIO_I2C_ASSIGMENT asGPIO_Info[ATOM_MAX_SUPPORTED_DEVICE];
3708}ATOM_GPIO_I2C_INFO;
3709
3710/****************************************************************************/
3711// Common Structure used in other structures
3712/****************************************************************************/
3713
3714#ifndef _H2INC
3715
3716//Please don't add or expand this bitfield structure below, this one will retire soon.!
3717typedef struct _ATOM_MODE_MISC_INFO
3718{
3719#if ATOM_BIG_ENDIAN
3720 USHORT Reserved:6;
3721 USHORT RGB888:1;
3722 USHORT DoubleClock:1;
3723 USHORT Interlace:1;
3724 USHORT CompositeSync:1;
3725 USHORT V_ReplicationBy2:1;
3726 USHORT H_ReplicationBy2:1;
3727 USHORT VerticalCutOff:1;
3728 USHORT VSyncPolarity:1; //0=Active High, 1=Active Low
3729 USHORT HSyncPolarity:1; //0=Active High, 1=Active Low
3730 USHORT HorizontalCutOff:1;
3731#else
3732 USHORT HorizontalCutOff:1;
3733 USHORT HSyncPolarity:1; //0=Active High, 1=Active Low
3734 USHORT VSyncPolarity:1; //0=Active High, 1=Active Low
3735 USHORT VerticalCutOff:1;
3736 USHORT H_ReplicationBy2:1;
3737 USHORT V_ReplicationBy2:1;
3738 USHORT CompositeSync:1;
3739 USHORT Interlace:1;
3740 USHORT DoubleClock:1;
3741 USHORT RGB888:1;
3742 USHORT Reserved:6;
3743#endif
3744}ATOM_MODE_MISC_INFO;
3745
3746typedef union _ATOM_MODE_MISC_INFO_ACCESS
3747{
3748 ATOM_MODE_MISC_INFO sbfAccess;
3749 USHORT usAccess;
3750}ATOM_MODE_MISC_INFO_ACCESS;
3751
3752#else
3753
3754typedef union _ATOM_MODE_MISC_INFO_ACCESS
3755{
3756 USHORT usAccess;
3757}ATOM_MODE_MISC_INFO_ACCESS;
3758
3759#endif
3760
3761// usModeMiscInfo-
3762#define ATOM_H_CUTOFF 0x01
3763#define ATOM_HSYNC_POLARITY 0x02 //0=Active High, 1=Active Low
3764#define ATOM_VSYNC_POLARITY 0x04 //0=Active High, 1=Active Low
3765#define ATOM_V_CUTOFF 0x08
3766#define ATOM_H_REPLICATIONBY2 0x10
3767#define ATOM_V_REPLICATIONBY2 0x20
3768#define ATOM_COMPOSITESYNC 0x40
3769#define ATOM_INTERLACE 0x80
3770#define ATOM_DOUBLE_CLOCK_MODE 0x100
3771#define ATOM_RGB888_MODE 0x200
3772
3773//usRefreshRate-
3774#define ATOM_REFRESH_43 43
3775#define ATOM_REFRESH_47 47
3776#define ATOM_REFRESH_56 56
3777#define ATOM_REFRESH_60 60
3778#define ATOM_REFRESH_65 65
3779#define ATOM_REFRESH_70 70
3780#define ATOM_REFRESH_72 72
3781#define ATOM_REFRESH_75 75
3782#define ATOM_REFRESH_85 85
3783
3784// ATOM_MODE_TIMING data are exactly the same as VESA timing data.
3785// Translation from EDID to ATOM_MODE_TIMING, use the following formula.
3786//
3787// VESA_HTOTAL = VESA_ACTIVE + 2* VESA_BORDER + VESA_BLANK
3788// = EDID_HA + EDID_HBL
3789// VESA_HDISP = VESA_ACTIVE = EDID_HA
3790// VESA_HSYNC_START = VESA_ACTIVE + VESA_BORDER + VESA_FRONT_PORCH
3791// = EDID_HA + EDID_HSO
3792// VESA_HSYNC_WIDTH = VESA_HSYNC_TIME = EDID_HSPW
3793// VESA_BORDER = EDID_BORDER
3794
3795
3796/****************************************************************************/
3797// Structure used in SetCRTC_UsingDTDTimingTable
3798/****************************************************************************/
3799typedef struct _SET_CRTC_USING_DTD_TIMING_PARAMETERS
3800{
3801 USHORT usH_Size;
3802 USHORT usH_Blanking_Time;
3803 USHORT usV_Size;
3804 USHORT usV_Blanking_Time;
3805 USHORT usH_SyncOffset;
3806 USHORT usH_SyncWidth;
3807 USHORT usV_SyncOffset;
3808 USHORT usV_SyncWidth;
3809 ATOM_MODE_MISC_INFO_ACCESS susModeMiscInfo;
3810 UCHAR ucH_Border; // From DFP EDID
3811 UCHAR ucV_Border;
3812 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
3813 UCHAR ucPadding[3];
3814}SET_CRTC_USING_DTD_TIMING_PARAMETERS;
3815
3816/****************************************************************************/
3817// Structure used in SetCRTC_TimingTable
3818/****************************************************************************/
3819typedef struct _SET_CRTC_TIMING_PARAMETERS
3820{
3821 USHORT usH_Total; // horizontal total
3822 USHORT usH_Disp; // horizontal display
3823 USHORT usH_SyncStart; // horozontal Sync start
3824 USHORT usH_SyncWidth; // horizontal Sync width
3825 USHORT usV_Total; // vertical total
3826 USHORT usV_Disp; // vertical display
3827 USHORT usV_SyncStart; // vertical Sync start
3828 USHORT usV_SyncWidth; // vertical Sync width
3829 ATOM_MODE_MISC_INFO_ACCESS susModeMiscInfo;
3830 UCHAR ucCRTC; // ATOM_CRTC1 or ATOM_CRTC2
3831 UCHAR ucOverscanRight; // right
3832 UCHAR ucOverscanLeft; // left
3833 UCHAR ucOverscanBottom; // bottom
3834 UCHAR ucOverscanTop; // top
3835 UCHAR ucReserved;
3836}SET_CRTC_TIMING_PARAMETERS;
3837#define SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION SET_CRTC_TIMING_PARAMETERS
3838
3839
3840/****************************************************************************/
3841// Structure used in StandardVESA_TimingTable
3842// AnalogTV_InfoTable
3843// ComponentVideoInfoTable
3844/****************************************************************************/
3845typedef struct _ATOM_MODE_TIMING
3846{
3847 USHORT usCRTC_H_Total;
3848 USHORT usCRTC_H_Disp;
3849 USHORT usCRTC_H_SyncStart;
3850 USHORT usCRTC_H_SyncWidth;
3851 USHORT usCRTC_V_Total;
3852 USHORT usCRTC_V_Disp;
3853 USHORT usCRTC_V_SyncStart;
3854 USHORT usCRTC_V_SyncWidth;
3855 USHORT usPixelClock; //in 10Khz unit
3856 ATOM_MODE_MISC_INFO_ACCESS susModeMiscInfo;
3857 USHORT usCRTC_OverscanRight;
3858 USHORT usCRTC_OverscanLeft;
3859 USHORT usCRTC_OverscanBottom;
3860 USHORT usCRTC_OverscanTop;
3861 USHORT usReserve;
3862 UCHAR ucInternalModeNumber;
3863 UCHAR ucRefreshRate;
3864}ATOM_MODE_TIMING;
3865
3866typedef struct _ATOM_DTD_FORMAT
3867{
3868 USHORT usPixClk;
3869 USHORT usHActive;
3870 USHORT usHBlanking_Time;
3871 USHORT usVActive;
3872 USHORT usVBlanking_Time;
3873 USHORT usHSyncOffset;
3874 USHORT usHSyncWidth;
3875 USHORT usVSyncOffset;
3876 USHORT usVSyncWidth;
3877 USHORT usImageHSize;
3878 USHORT usImageVSize;
3879 UCHAR ucHBorder;
3880 UCHAR ucVBorder;
3881 ATOM_MODE_MISC_INFO_ACCESS susModeMiscInfo;
3882 UCHAR ucInternalModeNumber;
3883 UCHAR ucRefreshRate;
3884}ATOM_DTD_FORMAT;
3885
3886/****************************************************************************/
3887// Structure used in LVDS_InfoTable
3888// * Need a document to describe this table
3889/****************************************************************************/
3890#define SUPPORTED_LCD_REFRESHRATE_30Hz 0x0004
3891#define SUPPORTED_LCD_REFRESHRATE_40Hz 0x0008
3892#define SUPPORTED_LCD_REFRESHRATE_50Hz 0x0010
3893#define SUPPORTED_LCD_REFRESHRATE_60Hz 0x0020
3894#define SUPPORTED_LCD_REFRESHRATE_48Hz 0x0040
3895
3896//ucTableFormatRevision=1
3897//ucTableContentRevision=1
3898typedef struct _ATOM_LVDS_INFO
3899{
3900 ATOM_COMMON_TABLE_HEADER sHeader;
3901 ATOM_DTD_FORMAT sLCDTiming;
3902 USHORT usModePatchTableOffset;
3903 USHORT usSupportedRefreshRate; //Refer to panel info table in ATOMBIOS extension Spec.
3904 USHORT usOffDelayInMs;
3905 UCHAR ucPowerSequenceDigOntoDEin10Ms;
3906 UCHAR ucPowerSequenceDEtoBLOnin10Ms;
3907 UCHAR ucLVDS_Misc; // Bit0:{=0:single, =1:dual},Bit1 {=0:666RGB, =1:888RGB},Bit2:3:{Grey level}
3908 // Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}
3909 // Bit5:{=0:Spatial Dithering disabled;1 Spatial Dithering enabled}
3910 // Bit6:{=0:Temporal Dithering disabled;1 Temporal Dithering enabled}
3911 UCHAR ucPanelDefaultRefreshRate;
3912 UCHAR ucPanelIdentification;
3913 UCHAR ucSS_Id;
3914}ATOM_LVDS_INFO;
3915
3916//ucTableFormatRevision=1
3917//ucTableContentRevision=2
3918typedef struct _ATOM_LVDS_INFO_V12
3919{
3920 ATOM_COMMON_TABLE_HEADER sHeader;
3921 ATOM_DTD_FORMAT sLCDTiming;
3922 USHORT usExtInfoTableOffset;
3923 USHORT usSupportedRefreshRate; //Refer to panel info table in ATOMBIOS extension Spec.
3924 USHORT usOffDelayInMs;
3925 UCHAR ucPowerSequenceDigOntoDEin10Ms;
3926 UCHAR ucPowerSequenceDEtoBLOnin10Ms;
3927 UCHAR ucLVDS_Misc; // Bit0:{=0:single, =1:dual},Bit1 {=0:666RGB, =1:888RGB},Bit2:3:{Grey level}
3928 // Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}
3929 // Bit5:{=0:Spatial Dithering disabled;1 Spatial Dithering enabled}
3930 // Bit6:{=0:Temporal Dithering disabled;1 Temporal Dithering enabled}
3931 UCHAR ucPanelDefaultRefreshRate;
3932 UCHAR ucPanelIdentification;
3933 UCHAR ucSS_Id;
3934 USHORT usLCDVenderID;
3935 USHORT usLCDProductID;
3936 UCHAR ucLCDPanel_SpecialHandlingCap;
3937 UCHAR ucPanelInfoSize; // start from ATOM_DTD_FORMAT to end of panel info, include ExtInfoTable
3938 UCHAR ucReserved[2];
3939}ATOM_LVDS_INFO_V12;
3940
3941//Definitions for ucLCDPanel_SpecialHandlingCap:
3942
3943//Once DAL sees this CAP is set, it will read EDID from LCD on its own instead of using sLCDTiming in ATOM_LVDS_INFO_V12.
3944//Other entries in ATOM_LVDS_INFO_V12 are still valid/useful to DAL
3945#define LCDPANEL_CAP_READ_EDID 0x1
3946
3947//If a design supports DRR (dynamic refresh rate) on internal panels (LVDS or EDP), this cap is set in ucLCDPanel_SpecialHandlingCap together
3948//with multiple supported refresh rates@usSupportedRefreshRate. This cap should not be set when only slow refresh rate is supported (static
3949//refresh rate switch by SW. This is only valid from ATOM_LVDS_INFO_V12
3950#define LCDPANEL_CAP_DRR_SUPPORTED 0x2
3951
3952//Use this cap bit for a quick reference whether an embadded panel (LCD1 ) is LVDS or eDP.
3953#define LCDPANEL_CAP_eDP 0x4
3954
3955
3956//Color Bit Depth definition in EDID V1.4 @BYTE 14h
3957//Bit 6 5 4
3958 // 0 0 0 - Color bit depth is undefined
3959 // 0 0 1 - 6 Bits per Primary Color
3960 // 0 1 0 - 8 Bits per Primary Color
3961 // 0 1 1 - 10 Bits per Primary Color
3962 // 1 0 0 - 12 Bits per Primary Color
3963 // 1 0 1 - 14 Bits per Primary Color
3964 // 1 1 0 - 16 Bits per Primary Color
3965 // 1 1 1 - Reserved
3966
3967#define PANEL_COLOR_BIT_DEPTH_MASK 0x70
3968
3969// Bit7:{=0:Random Dithering disabled;1 Random Dithering enabled}
3970#define PANEL_RANDOM_DITHER 0x80
3971#define PANEL_RANDOM_DITHER_MASK 0x80
3972
3973#define ATOM_LVDS_INFO_LAST ATOM_LVDS_INFO_V12 // no need to change this
3974
3975
3976typedef struct _ATOM_LCD_REFRESH_RATE_SUPPORT
3977{
3978 UCHAR ucSupportedRefreshRate;
3979 UCHAR ucMinRefreshRateForDRR;
3980}ATOM_LCD_REFRESH_RATE_SUPPORT;
3981
3982/****************************************************************************/
3983// Structures used by LCD_InfoTable V1.3 Note: previous version was called ATOM_LVDS_INFO_V12
3984// ASIC Families: NI
3985// ucTableFormatRevision=1
3986// ucTableContentRevision=3
3987/****************************************************************************/
3988typedef struct _ATOM_LCD_INFO_V13
3989{
3990 ATOM_COMMON_TABLE_HEADER sHeader;
3991 ATOM_DTD_FORMAT sLCDTiming;
3992 USHORT usExtInfoTableOffset;
3993 union
3994 {
3995 USHORT usSupportedRefreshRate;
3996 ATOM_LCD_REFRESH_RATE_SUPPORT sRefreshRateSupport;
3997 };
3998 ULONG ulReserved0;
3999 UCHAR ucLCD_Misc; // Reorganized in V13
4000 // Bit0: {=0:single, =1:dual},
4001 // Bit1: {=0:LDI format for RGB888, =1 FPDI format for RGB888} // was {=0:666RGB, =1:888RGB},
4002 // Bit3:2: {Grey level}
4003 // Bit6:4 Color Bit Depth definition (see below definition in EDID V1.4 @BYTE 14h)
4004 // Bit7 Reserved. was for ATOM_PANEL_MISC_API_ENABLED, still need it?
4005 UCHAR ucPanelDefaultRefreshRate;
4006 UCHAR ucPanelIdentification;
4007 UCHAR ucSS_Id;
4008 USHORT usLCDVenderID;
4009 USHORT usLCDProductID;
4010 UCHAR ucLCDPanel_SpecialHandlingCap; // Reorganized in V13
4011 // Bit0: Once DAL sees this CAP is set, it will read EDID from LCD on its own
4012 // Bit1: See LCDPANEL_CAP_DRR_SUPPORTED
4013 // Bit2: a quick reference whether an embadded panel (LCD1 ) is LVDS (0) or eDP (1)
4014 // Bit7-3: Reserved
4015 UCHAR ucPanelInfoSize; // start from ATOM_DTD_FORMAT to end of panel info, include ExtInfoTable
4016 USHORT usBacklightPWM; // Backlight PWM in Hz. New in _V13
4017
4018 UCHAR ucPowerSequenceDIGONtoDE_in4Ms;
4019 UCHAR ucPowerSequenceDEtoVARY_BL_in4Ms;
4020 UCHAR ucPowerSequenceVARY_BLtoDE_in4Ms;
4021 UCHAR ucPowerSequenceDEtoDIGON_in4Ms;
4022
4023 UCHAR ucOffDelay_in4Ms;
4024 UCHAR ucPowerSequenceVARY_BLtoBLON_in4Ms;
4025 UCHAR ucPowerSequenceBLONtoVARY_BL_in4Ms;
4026 UCHAR ucReserved1;
4027
4028 UCHAR ucDPCD_eDP_CONFIGURATION_CAP; // dpcd 0dh
4029 UCHAR ucDPCD_MAX_LINK_RATE; // dpcd 01h
4030 UCHAR ucDPCD_MAX_LANE_COUNT; // dpcd 02h
4031 UCHAR ucDPCD_MAX_DOWNSPREAD; // dpcd 03h
4032
4033 USHORT usMaxPclkFreqInSingleLink; // Max PixelClock frequency in single link mode.
4034 UCHAR uceDPToLVDSRxId;
4035 UCHAR ucLcdReservd;
4036 ULONG ulReserved[2];
4037}ATOM_LCD_INFO_V13;
4038
4039#define ATOM_LCD_INFO_LAST ATOM_LCD_INFO_V13
4040
4041//Definitions for ucLCD_Misc
4042#define ATOM_PANEL_MISC_V13_DUAL 0x00000001
4043#define ATOM_PANEL_MISC_V13_FPDI 0x00000002
4044#define ATOM_PANEL_MISC_V13_GREY_LEVEL 0x0000000C
4045#define ATOM_PANEL_MISC_V13_GREY_LEVEL_SHIFT 2
4046#define ATOM_PANEL_MISC_V13_COLOR_BIT_DEPTH_MASK 0x70
4047#define ATOM_PANEL_MISC_V13_6BIT_PER_COLOR 0x10
4048#define ATOM_PANEL_MISC_V13_8BIT_PER_COLOR 0x20
4049
4050//Color Bit Depth definition in EDID V1.4 @BYTE 14h
4051//Bit 6 5 4
4052 // 0 0 0 - Color bit depth is undefined
4053 // 0 0 1 - 6 Bits per Primary Color
4054 // 0 1 0 - 8 Bits per Primary Color
4055 // 0 1 1 - 10 Bits per Primary Color
4056 // 1 0 0 - 12 Bits per Primary Color
4057 // 1 0 1 - 14 Bits per Primary Color
4058 // 1 1 0 - 16 Bits per Primary Color
4059 // 1 1 1 - Reserved
4060
4061//Definitions for ucLCDPanel_SpecialHandlingCap:
4062
4063//Once DAL sees this CAP is set, it will read EDID from LCD on its own instead of using sLCDTiming in ATOM_LVDS_INFO_V12.
4064//Other entries in ATOM_LVDS_INFO_V12 are still valid/useful to DAL
4065#define LCDPANEL_CAP_V13_READ_EDID 0x1 // = LCDPANEL_CAP_READ_EDID no change comparing to previous version
4066
4067//If a design supports DRR (dynamic refresh rate) on internal panels (LVDS or EDP), this cap is set in ucLCDPanel_SpecialHandlingCap together
4068//with multiple supported refresh rates@usSupportedRefreshRate. This cap should not be set when only slow refresh rate is supported (static
4069//refresh rate switch by SW. This is only valid from ATOM_LVDS_INFO_V12
4070#define LCDPANEL_CAP_V13_DRR_SUPPORTED 0x2 // = LCDPANEL_CAP_DRR_SUPPORTED no change comparing to previous version
4071
4072//Use this cap bit for a quick reference whether an embadded panel (LCD1 ) is LVDS or eDP.
4073#define LCDPANEL_CAP_V13_eDP 0x4 // = LCDPANEL_CAP_eDP no change comparing to previous version
4074
4075//uceDPToLVDSRxId
4076#define eDP_TO_LVDS_RX_DISABLE 0x00 // no eDP->LVDS translator chip
4077#define eDP_TO_LVDS_COMMON_ID 0x01 // common eDP->LVDS translator chip without AMD SW init
4078#define eDP_TO_LVDS_RT_ID 0x02 // RT tansaltor which require AMD SW init
4079
4080typedef struct _ATOM_PATCH_RECORD_MODE
4081{
4082 UCHAR ucRecordType;
4083 USHORT usHDisp;
4084 USHORT usVDisp;
4085}ATOM_PATCH_RECORD_MODE;
4086
4087typedef struct _ATOM_LCD_RTS_RECORD
4088{
4089 UCHAR ucRecordType;
4090 UCHAR ucRTSValue;
4091}ATOM_LCD_RTS_RECORD;
4092
4093//!! If the record below exits, it shoud always be the first record for easy use in command table!!!
4094// The record below is only used when LVDS_Info is present. From ATOM_LVDS_INFO_V12, use ucLCDPanel_SpecialHandlingCap instead.
4095typedef struct _ATOM_LCD_MODE_CONTROL_CAP
4096{
4097 UCHAR ucRecordType;
4098 USHORT usLCDCap;
4099}ATOM_LCD_MODE_CONTROL_CAP;
4100
4101#define LCD_MODE_CAP_BL_OFF 1
4102#define LCD_MODE_CAP_CRTC_OFF 2
4103#define LCD_MODE_CAP_PANEL_OFF 4
4104
4105
4106typedef struct _ATOM_FAKE_EDID_PATCH_RECORD
4107{
4108 UCHAR ucRecordType;
4109 UCHAR ucFakeEDIDLength; // = 128 means EDID length is 128 bytes, otherwise the EDID length = ucFakeEDIDLength*128
4110 UCHAR ucFakeEDIDString[]; // This actually has ucFakeEdidLength elements.
4111} ATOM_FAKE_EDID_PATCH_RECORD;
4112
4113typedef struct _ATOM_PANEL_RESOLUTION_PATCH_RECORD
4114{
4115 UCHAR ucRecordType;
4116 USHORT usHSize;
4117 USHORT usVSize;
4118}ATOM_PANEL_RESOLUTION_PATCH_RECORD;
4119
4120#define LCD_MODE_PATCH_RECORD_MODE_TYPE 1
4121#define LCD_RTS_RECORD_TYPE 2
4122#define LCD_CAP_RECORD_TYPE 3
4123#define LCD_FAKE_EDID_PATCH_RECORD_TYPE 4
4124#define LCD_PANEL_RESOLUTION_RECORD_TYPE 5
4125#define LCD_EDID_OFFSET_PATCH_RECORD_TYPE 6
4126#define ATOM_RECORD_END_TYPE 0xFF
4127
4128/****************************Spread Spectrum Info Table Definitions **********************/
4129
4130//ucTableFormatRevision=1
4131//ucTableContentRevision=2
4132typedef struct _ATOM_SPREAD_SPECTRUM_ASSIGNMENT
4133{
4134 USHORT usSpreadSpectrumPercentage;
4135 UCHAR ucSpreadSpectrumType; //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Bit2=1: PCIE REFCLK SS =0 iternal PPLL SS Others:TBD
4136 UCHAR ucSS_Step;
4137 UCHAR ucSS_Delay;
4138 UCHAR ucSS_Id;
4139 UCHAR ucRecommendedRef_Div;
4140 UCHAR ucSS_Range; //it was reserved for V11
4141}ATOM_SPREAD_SPECTRUM_ASSIGNMENT;
4142
4143#define ATOM_MAX_SS_ENTRY 16
4144#define ATOM_DP_SS_ID1 0x0f1 // SS ID for internal DP stream at 2.7Ghz. if ATOM_DP_SS_ID2 does not exist in SS_InfoTable, it is used for internal DP stream at 1.62Ghz as well.
4145#define ATOM_DP_SS_ID2 0x0f2 // SS ID for internal DP stream at 1.62Ghz, if it exists in SS_InfoTable.
4146#define ATOM_LVLINK_2700MHz_SS_ID 0x0f3 // SS ID for LV link translator chip at 2.7Ghz
4147#define ATOM_LVLINK_1620MHz_SS_ID 0x0f4 // SS ID for LV link translator chip at 1.62Ghz
4148
4149
4150
4151#define ATOM_SS_DOWN_SPREAD_MODE_MASK 0x00000000
4152#define ATOM_SS_DOWN_SPREAD_MODE 0x00000000
4153#define ATOM_SS_CENTRE_SPREAD_MODE_MASK 0x00000001
4154#define ATOM_SS_CENTRE_SPREAD_MODE 0x00000001
4155#define ATOM_INTERNAL_SS_MASK 0x00000000
4156#define ATOM_EXTERNAL_SS_MASK 0x00000002
4157#define EXEC_SS_STEP_SIZE_SHIFT 2
4158#define EXEC_SS_DELAY_SHIFT 4
4159#define ACTIVEDATA_TO_BLON_DELAY_SHIFT 4
4160
4161typedef struct _ATOM_SPREAD_SPECTRUM_INFO
4162{
4163 ATOM_COMMON_TABLE_HEADER sHeader;
4164 ATOM_SPREAD_SPECTRUM_ASSIGNMENT asSS_Info[ATOM_MAX_SS_ENTRY];
4165}ATOM_SPREAD_SPECTRUM_INFO;
4166
4167
4168/****************************************************************************/
4169// Structure used in AnalogTV_InfoTable (Top level)
4170/****************************************************************************/
4171//ucTVBootUpDefaultStd definiton:
4172
4173//ATOM_TV_NTSC 1
4174//ATOM_TV_NTSCJ 2
4175//ATOM_TV_PAL 3
4176//ATOM_TV_PALM 4
4177//ATOM_TV_PALCN 5
4178//ATOM_TV_PALN 6
4179//ATOM_TV_PAL60 7
4180//ATOM_TV_SECAM 8
4181
4182//ucTVSuppportedStd definition:
4183#define NTSC_SUPPORT 0x1
4184#define NTSCJ_SUPPORT 0x2
4185
4186#define PAL_SUPPORT 0x4
4187#define PALM_SUPPORT 0x8
4188#define PALCN_SUPPORT 0x10
4189#define PALN_SUPPORT 0x20
4190#define PAL60_SUPPORT 0x40
4191#define SECAM_SUPPORT 0x80
4192
4193#define MAX_SUPPORTED_TV_TIMING 2
4194
4195typedef struct _ATOM_ANALOG_TV_INFO
4196{
4197 ATOM_COMMON_TABLE_HEADER sHeader;
4198 UCHAR ucTV_SuppportedStandard;
4199 UCHAR ucTV_BootUpDefaultStandard;
4200 UCHAR ucExt_TV_ASIC_ID;
4201 UCHAR ucExt_TV_ASIC_SlaveAddr;
4202 ATOM_DTD_FORMAT aModeTimings[MAX_SUPPORTED_TV_TIMING];
4203}ATOM_ANALOG_TV_INFO;
4204
4205typedef struct _ATOM_DPCD_INFO
4206{
4207 UCHAR ucRevisionNumber; //10h : Revision 1.0; 11h : Revision 1.1
4208 UCHAR ucMaxLinkRate; //06h : 1.62Gbps per lane; 0Ah = 2.7Gbps per lane
4209 UCHAR ucMaxLane; //Bits 4:0 = MAX_LANE_COUNT (1/2/4). Bit 7 = ENHANCED_FRAME_CAP
4210 UCHAR ucMaxDownSpread; //Bit0 = 0: No Down spread; Bit0 = 1: 0.5% (Subject to change according to DP spec)
4211}ATOM_DPCD_INFO;
4212
4213#define ATOM_DPCD_MAX_LANE_MASK 0x1F
4214
4215/**************************************************************************/
4216// VRAM usage and their defintions
4217
4218// One chunk of VRAM used by Bios are for HWICON surfaces,EDID data.
4219// Current Mode timing and Dail Timing and/or STD timing data EACH device. They can be broken down as below.
4220// All the addresses below are the offsets from the frame buffer start.They all MUST be Dword aligned!
4221// To driver: The physical address of this memory portion=mmFB_START(4K aligned)+ATOMBIOS_VRAM_USAGE_START_ADDR+ATOM_x_ADDR
4222// To Bios: ATOMBIOS_VRAM_USAGE_START_ADDR+ATOM_x_ADDR->MM_INDEX
4223
4224// Moved VESA_MEMORY_IN_64K_BLOCK definition to "AtomConfig.h" so that it can be redefined in design (SKU).
4225//#ifndef VESA_MEMORY_IN_64K_BLOCK
4226//#define VESA_MEMORY_IN_64K_BLOCK 0x100 //256*64K=16Mb (Max. VESA memory is 16Mb!)
4227//#endif
4228
4229#define ATOM_EDID_RAW_DATASIZE 256 //In Bytes
4230#define ATOM_HWICON_SURFACE_SIZE 4096 //In Bytes
4231#define ATOM_HWICON_INFOTABLE_SIZE 32
4232#define MAX_DTD_MODE_IN_VRAM 6
4233#define ATOM_DTD_MODE_SUPPORT_TBL_SIZE (MAX_DTD_MODE_IN_VRAM*28) //28= (SIZEOF ATOM_DTD_FORMAT)
4234#define ATOM_STD_MODE_SUPPORT_TBL_SIZE 32*8 //32 is a predefined number,8= (SIZEOF ATOM_STD_FORMAT)
4235//20 bytes for Encoder Type and DPCD in STD EDID area
4236#define DFP_ENCODER_TYPE_OFFSET (ATOM_EDID_RAW_DATASIZE + ATOM_DTD_MODE_SUPPORT_TBL_SIZE + ATOM_STD_MODE_SUPPORT_TBL_SIZE - 20)
4237#define ATOM_DP_DPCD_OFFSET (DFP_ENCODER_TYPE_OFFSET + 4 )
4238
4239#define ATOM_HWICON1_SURFACE_ADDR 0
4240#define ATOM_HWICON2_SURFACE_ADDR (ATOM_HWICON1_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)
4241#define ATOM_HWICON_INFOTABLE_ADDR (ATOM_HWICON2_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)
4242#define ATOM_CRT1_EDID_ADDR (ATOM_HWICON_INFOTABLE_ADDR + ATOM_HWICON_INFOTABLE_SIZE)
4243#define ATOM_CRT1_DTD_MODE_TBL_ADDR (ATOM_CRT1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4244#define ATOM_CRT1_STD_MODE_TBL_ADDR (ATOM_CRT1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4245
4246#define ATOM_LCD1_EDID_ADDR (ATOM_CRT1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4247#define ATOM_LCD1_DTD_MODE_TBL_ADDR (ATOM_LCD1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4248#define ATOM_LCD1_STD_MODE_TBL_ADDR (ATOM_LCD1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4249
4250#define ATOM_TV1_DTD_MODE_TBL_ADDR (ATOM_LCD1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4251
4252#define ATOM_DFP1_EDID_ADDR (ATOM_TV1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4253#define ATOM_DFP1_DTD_MODE_TBL_ADDR (ATOM_DFP1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4254#define ATOM_DFP1_STD_MODE_TBL_ADDR (ATOM_DFP1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4255
4256#define ATOM_CRT2_EDID_ADDR (ATOM_DFP1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4257#define ATOM_CRT2_DTD_MODE_TBL_ADDR (ATOM_CRT2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4258#define ATOM_CRT2_STD_MODE_TBL_ADDR (ATOM_CRT2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4259
4260#define ATOM_LCD2_EDID_ADDR (ATOM_CRT2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4261#define ATOM_LCD2_DTD_MODE_TBL_ADDR (ATOM_LCD2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4262#define ATOM_LCD2_STD_MODE_TBL_ADDR (ATOM_LCD2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4263
4264#define ATOM_DFP6_EDID_ADDR (ATOM_LCD2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4265#define ATOM_DFP6_DTD_MODE_TBL_ADDR (ATOM_DFP6_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4266#define ATOM_DFP6_STD_MODE_TBL_ADDR (ATOM_DFP6_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4267
4268#define ATOM_DFP2_EDID_ADDR (ATOM_DFP6_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4269#define ATOM_DFP2_DTD_MODE_TBL_ADDR (ATOM_DFP2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4270#define ATOM_DFP2_STD_MODE_TBL_ADDR (ATOM_DFP2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4271
4272#define ATOM_CV_EDID_ADDR (ATOM_DFP2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4273#define ATOM_CV_DTD_MODE_TBL_ADDR (ATOM_CV_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4274#define ATOM_CV_STD_MODE_TBL_ADDR (ATOM_CV_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4275
4276#define ATOM_DFP3_EDID_ADDR (ATOM_CV_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4277#define ATOM_DFP3_DTD_MODE_TBL_ADDR (ATOM_DFP3_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4278#define ATOM_DFP3_STD_MODE_TBL_ADDR (ATOM_DFP3_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4279
4280#define ATOM_DFP4_EDID_ADDR (ATOM_DFP3_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4281#define ATOM_DFP4_DTD_MODE_TBL_ADDR (ATOM_DFP4_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4282#define ATOM_DFP4_STD_MODE_TBL_ADDR (ATOM_DFP4_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4283
4284#define ATOM_DFP5_EDID_ADDR (ATOM_DFP4_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4285#define ATOM_DFP5_DTD_MODE_TBL_ADDR (ATOM_DFP5_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)
4286#define ATOM_DFP5_STD_MODE_TBL_ADDR (ATOM_DFP5_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)
4287
4288#define ATOM_DP_TRAINING_TBL_ADDR (ATOM_DFP5_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)
4289
4290#define ATOM_STACK_STORAGE_START (ATOM_DP_TRAINING_TBL_ADDR + 1024)
4291#define ATOM_STACK_STORAGE_END ATOM_STACK_STORAGE_START + 512
4292
4293//The size below is in Kb!
4294#define ATOM_VRAM_RESERVE_SIZE ((((ATOM_STACK_STORAGE_END - ATOM_HWICON1_SURFACE_ADDR)>>10)+4)&0xFFFC)
4295
4296#define ATOM_VRAM_RESERVE_V2_SIZE 32
4297
4298#define ATOM_VRAM_OPERATION_FLAGS_MASK 0xC0000000L
4299#define ATOM_VRAM_OPERATION_FLAGS_SHIFT 30
4300#define ATOM_VRAM_BLOCK_NEEDS_NO_RESERVATION 0x1
4301#define ATOM_VRAM_BLOCK_NEEDS_RESERVATION 0x0
4302#define ATOM_VRAM_BLOCK_SRIOV_MSG_SHARE_RESERVATION 0x2
4303
4304/***********************************************************************************/
4305// Structure used in VRAM_UsageByFirmwareTable
4306// Note1: This table is filled by SetBiosReservationStartInFB in CoreCommSubs.asm
4307// at running time.
4308// note2: From RV770, the memory is more than 32bit addressable, so we will change
4309// ucTableFormatRevision=1,ucTableContentRevision=4, the strcuture remains
4310// exactly same as 1.1 and 1.2 (1.3 is never in use), but ulStartAddrUsedByFirmware
4311// (in offset to start of memory address) is KB aligned instead of byte aligend.
4312// Note3:
4313/* If we change usReserved to "usFBUsedbyDrvInKB", then to VBIOS this usFBUsedbyDrvInKB is a predefined, unchanged
4314constant across VGA or non VGA adapter,
4315for CAIL, The size of FB access area is known, only thing missing is the Offset of FB Access area, so we can have:
4316
4317If (ulStartAddrUsedByFirmware!=0)
4318FBAccessAreaOffset= ulStartAddrUsedByFirmware - usFBUsedbyDrvInKB;
4319Reserved area has been claimed by VBIOS including this FB access area; CAIL doesn't need to reserve any extra area for this purpose
4320else //Non VGA case
4321 if (FB_Size<=2Gb)
4322 FBAccessAreaOffset= FB_Size - usFBUsedbyDrvInKB;
4323 else
4324 FBAccessAreaOffset= Aper_Size - usFBUsedbyDrvInKB
4325
4326CAIL needs to claim an reserved area defined by FBAccessAreaOffset and usFBUsedbyDrvInKB in non VGA case.*/
4327
4328/***********************************************************************************/
4329#define ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO 1
4330
4331typedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO
4332{
4333 ULONG ulStartAddrUsedByFirmware;
4334 USHORT usFirmwareUseInKb;
4335 USHORT usReserved;
4336}ATOM_FIRMWARE_VRAM_RESERVE_INFO;
4337
4338typedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE
4339{
4340 ATOM_COMMON_TABLE_HEADER sHeader;
4341 ATOM_FIRMWARE_VRAM_RESERVE_INFO asFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];
4342}ATOM_VRAM_USAGE_BY_FIRMWARE;
4343
4344// change verion to 1.5, when allow driver to allocate the vram area for command table access.
4345typedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5
4346{
4347 ULONG ulStartAddrUsedByFirmware;
4348 USHORT usFirmwareUseInKb;
4349 USHORT usFBUsedByDrvInKb;
4350}ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5;
4351
4352typedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5
4353{
4354 ATOM_COMMON_TABLE_HEADER sHeader;
4355 ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5 asFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];
4356}ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5;
4357
4358/****************************************************************************/
4359// Structure used in GPIO_Pin_LUTTable
4360/****************************************************************************/
4361typedef struct _ATOM_GPIO_PIN_ASSIGNMENT
4362{
4363 USHORT usGpioPin_AIndex;
4364 UCHAR ucGpioPinBitShift;
4365 UCHAR ucGPIO_ID;
4366}ATOM_GPIO_PIN_ASSIGNMENT;
4367
4368//ucGPIO_ID pre-define id for multiple usage
4369// GPIO use to control PCIE_VDDC in certain SLT board
4370#define PCIE_VDDC_CONTROL_GPIO_PINID 56
4371
4372//from SMU7.x, if ucGPIO_ID=PP_AC_DC_SWITCH_GPIO_PINID in GPIO_LUTTable, AC/DC switching feature is enable
4373#define PP_AC_DC_SWITCH_GPIO_PINID 60
4374//from SMU7.x, if ucGPIO_ID=VDDC_REGULATOR_VRHOT_GPIO_PINID in GPIO_LUTable, VRHot feature is enable
4375#define VDDC_VRHOT_GPIO_PINID 61
4376//if ucGPIO_ID=VDDC_PCC_GPIO_PINID in GPIO_LUTable, Peak Current Control feature is enabled
4377#define VDDC_PCC_GPIO_PINID 62
4378// Only used on certain SLT/PA board to allow utility to cut Efuse.
4379#define EFUSE_CUT_ENABLE_GPIO_PINID 63
4380// ucGPIO=DRAM_SELF_REFRESH_GPIO_PIND uses for memory self refresh (ucGPIO=0, DRAM self-refresh; ucGPIO=
4381#define DRAM_SELF_REFRESH_GPIO_PINID 64
4382// Thermal interrupt output->system thermal chip GPIO pin
4383#define THERMAL_INT_OUTPUT_GPIO_PINID 65
4384
4385
4386typedef struct _ATOM_GPIO_PIN_LUT
4387{
4388 ATOM_COMMON_TABLE_HEADER sHeader;
4389 ATOM_GPIO_PIN_ASSIGNMENT asGPIO_Pin[];
4390}ATOM_GPIO_PIN_LUT;
4391
4392/****************************************************************************/
4393// Structure used in ComponentVideoInfoTable
4394/****************************************************************************/
4395#define GPIO_PIN_ACTIVE_HIGH 0x1
4396#define MAX_SUPPORTED_CV_STANDARDS 5
4397
4398// definitions for ATOM_D_INFO.ucSettings
4399#define ATOM_GPIO_SETTINGS_BITSHIFT_MASK 0x1F // [4:0]
4400#define ATOM_GPIO_SETTINGS_RESERVED_MASK 0x60 // [6:5] = must be zeroed out
4401#define ATOM_GPIO_SETTINGS_ACTIVE_MASK 0x80 // [7]
4402
4403typedef struct _ATOM_GPIO_INFO
4404{
4405 USHORT usAOffset;
4406 UCHAR ucSettings;
4407 UCHAR ucReserved;
4408}ATOM_GPIO_INFO;
4409
4410// definitions for ATOM_COMPONENT_VIDEO_INFO.ucMiscInfo (bit vector)
4411#define ATOM_CV_RESTRICT_FORMAT_SELECTION 0x2
4412
4413// definitions for ATOM_COMPONENT_VIDEO_INFO.uc480i/uc480p/uc720p/uc1080i
4414#define ATOM_GPIO_DEFAULT_MODE_EN 0x80 //[7];
4415#define ATOM_GPIO_SETTING_PERMODE_MASK 0x7F //[6:0]
4416
4417// definitions for ATOM_COMPONENT_VIDEO_INFO.ucLetterBoxMode
4418//Line 3 out put 5V.
4419#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_A 0x01 //represent gpio 3 state for 16:9
4420#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_B 0x02 //represent gpio 4 state for 16:9
4421#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_SHIFT 0x0
4422
4423//Line 3 out put 2.2V
4424#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_A 0x04 //represent gpio 3 state for 4:3 Letter box
4425#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_B 0x08 //represent gpio 4 state for 4:3 Letter box
4426#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_SHIFT 0x2
4427
4428//Line 3 out put 0V
4429#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_A 0x10 //represent gpio 3 state for 4:3
4430#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_B 0x20 //represent gpio 4 state for 4:3
4431#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_SHIFT 0x4
4432
4433#define ATOM_CV_LINE3_ASPECTRATIO_MASK 0x3F // bit [5:0]
4434
4435#define ATOM_CV_LINE3_ASPECTRATIO_EXIST 0x80 //bit 7
4436
4437//GPIO bit index in gpio setting per mode value, also represend the block no. in gpio blocks.
4438#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_A 3 //bit 3 in uc480i/uc480p/uc720p/uc1080i, which represend the default gpio bit setting for the mode.
4439#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_B 4 //bit 4 in uc480i/uc480p/uc720p/uc1080i, which represend the default gpio bit setting for the mode.
4440
4441
4442typedef struct _ATOM_COMPONENT_VIDEO_INFO
4443{
4444 ATOM_COMMON_TABLE_HEADER sHeader;
4445 USHORT usMask_PinRegisterIndex;
4446 USHORT usEN_PinRegisterIndex;
4447 USHORT usY_PinRegisterIndex;
4448 USHORT usA_PinRegisterIndex;
4449 UCHAR ucBitShift;
4450 UCHAR ucPinActiveState; //ucPinActiveState: Bit0=1 active high, =0 active low
4451 ATOM_DTD_FORMAT sReserved; // must be zeroed out
4452 UCHAR ucMiscInfo;
4453 UCHAR uc480i;
4454 UCHAR uc480p;
4455 UCHAR uc720p;
4456 UCHAR uc1080i;
4457 UCHAR ucLetterBoxMode;
4458 UCHAR ucReserved[3];
4459 UCHAR ucNumOfWbGpioBlocks; //For Component video D-Connector support. If zere, NTSC type connector
4460 ATOM_GPIO_INFO aWbGpioStateBlock[MAX_SUPPORTED_CV_STANDARDS];
4461 ATOM_DTD_FORMAT aModeTimings[MAX_SUPPORTED_CV_STANDARDS];
4462}ATOM_COMPONENT_VIDEO_INFO;
4463
4464//ucTableFormatRevision=2
4465//ucTableContentRevision=1
4466typedef struct _ATOM_COMPONENT_VIDEO_INFO_V21
4467{
4468 ATOM_COMMON_TABLE_HEADER sHeader;
4469 UCHAR ucMiscInfo;
4470 UCHAR uc480i;