| 1 | #ifndef STATE_HI_XML |
|---|
| 2 | #define STATE_HI_XML |
|---|
| 3 | |
|---|
| 4 | /* Autogenerated file, DO NOT EDIT manually! |
|---|
| 5 | |
|---|
| 6 | This file was generated by the rules-ng-ng headergen tool in this git repository: |
|---|
| 7 | http://0x04.net/cgit/index.cgi/rules-ng-ng |
|---|
| 8 | git clone git://0x04.net/rules-ng-ng |
|---|
| 9 | |
|---|
| 10 | The rules-ng-ng source files this header was generated from are: |
|---|
| 11 | - state.xml ( 27198 bytes, from 2022-04-22 10:35:24) |
|---|
| 12 | - common.xml ( 35468 bytes, from 2020-10-28 12:56:03) |
|---|
| 13 | - common_3d.xml ( 15058 bytes, from 2020-10-28 12:56:03) |
|---|
| 14 | - state_hi.xml ( 34804 bytes, from 2022-12-02 09:06:28) |
|---|
| 15 | - copyright.xml ( 1597 bytes, from 2020-10-28 12:56:03) |
|---|
| 16 | - state_2d.xml ( 51552 bytes, from 2020-10-28 12:56:03) |
|---|
| 17 | - state_3d.xml ( 84445 bytes, from 2022-11-15 15:59:38) |
|---|
| 18 | - state_blt.xml ( 14424 bytes, from 2022-11-07 11:18:41) |
|---|
| 19 | - state_vg.xml ( 5975 bytes, from 2020-10-28 12:56:03) |
|---|
| 20 | |
|---|
| 21 | Copyright (C) 2012-2022 by the following authors: |
|---|
| 22 | - Wladimir J. van der Laan <laanwj@gmail.com> |
|---|
| 23 | - Christian Gmeiner <christian.gmeiner@gmail.com> |
|---|
| 24 | - Lucas Stach <l.stach@pengutronix.de> |
|---|
| 25 | - Russell King <rmk@arm.linux.org.uk> |
|---|
| 26 | |
|---|
| 27 | Permission is hereby granted, free of charge, to any person obtaining a |
|---|
| 28 | copy of this software and associated documentation files (the "Software"), |
|---|
| 29 | to deal in the Software without restriction, including without limitation |
|---|
| 30 | the rights to use, copy, modify, merge, publish, distribute, sub license, |
|---|
| 31 | and/or sell copies of the Software, and to permit persons to whom the |
|---|
| 32 | Software is furnished to do so, subject to the following conditions: |
|---|
| 33 | |
|---|
| 34 | The above copyright notice and this permission notice (including the |
|---|
| 35 | next paragraph) shall be included in all copies or substantial portions |
|---|
| 36 | of the Software. |
|---|
| 37 | |
|---|
| 38 | THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
|---|
| 39 | IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
|---|
| 40 | FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL |
|---|
| 41 | THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
|---|
| 42 | LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
|---|
| 43 | FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER |
|---|
| 44 | DEALINGS IN THE SOFTWARE. |
|---|
| 45 | */ |
|---|
| 46 | |
|---|
| 47 | |
|---|
| 48 | #define MMU_EXCEPTION_SLAVE_NOT_PRESENT 0x00000001 |
|---|
| 49 | #define MMU_EXCEPTION_PAGE_NOT_PRESENT 0x00000002 |
|---|
| 50 | #define MMU_EXCEPTION_WRITE_VIOLATION 0x00000003 |
|---|
| 51 | #define MMU_EXCEPTION_OUT_OF_BOUND 0x00000004 |
|---|
| 52 | #define MMU_EXCEPTION_READ_SECURITY_VIOLATION 0x00000005 |
|---|
| 53 | #define MMU_EXCEPTION_WRITE_SECURITY_VIOLATION 0x00000006 |
|---|
| 54 | #define VIVS_HI 0x00000000 |
|---|
| 55 | |
|---|
| 56 | #define VIVS_HI_CLOCK_CONTROL 0x00000000 |
|---|
| 57 | #define VIVS_HI_CLOCK_CONTROL_CLK3D_DIS 0x00000001 |
|---|
| 58 | #define VIVS_HI_CLOCK_CONTROL_CLK2D_DIS 0x00000002 |
|---|
| 59 | #define VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__MASK 0x000001fc |
|---|
| 60 | #define VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__SHIFT 2 |
|---|
| 61 | #define VIVS_HI_CLOCK_CONTROL_FSCALE_VAL(x) (((x) << VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__SHIFT) & VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__MASK) |
|---|
| 62 | #define VIVS_HI_CLOCK_CONTROL_FSCALE_CMD_LOAD 0x00000200 |
|---|
| 63 | #define VIVS_HI_CLOCK_CONTROL_DISABLE_RAM_CLK_GATING 0x00000400 |
|---|
| 64 | #define VIVS_HI_CLOCK_CONTROL_DISABLE_DEBUG_REGISTERS 0x00000800 |
|---|
| 65 | #define VIVS_HI_CLOCK_CONTROL_SOFT_RESET 0x00001000 |
|---|
| 66 | #define VIVS_HI_CLOCK_CONTROL_IDLE_3D 0x00010000 |
|---|
| 67 | #define VIVS_HI_CLOCK_CONTROL_IDLE_2D 0x00020000 |
|---|
| 68 | #define VIVS_HI_CLOCK_CONTROL_IDLE_VG 0x00040000 |
|---|
| 69 | #define VIVS_HI_CLOCK_CONTROL_ISOLATE_GPU 0x00080000 |
|---|
| 70 | #define VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__MASK 0x00f00000 |
|---|
| 71 | #define VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__SHIFT 20 |
|---|
| 72 | #define VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE(x) (((x) << VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__SHIFT) & VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__MASK) |
|---|
| 73 | |
|---|
| 74 | #define VIVS_HI_IDLE_STATE 0x00000004 |
|---|
| 75 | #define VIVS_HI_IDLE_STATE_FE 0x00000001 |
|---|
| 76 | #define VIVS_HI_IDLE_STATE_DE 0x00000002 |
|---|
| 77 | #define VIVS_HI_IDLE_STATE_PE 0x00000004 |
|---|
| 78 | #define VIVS_HI_IDLE_STATE_SH 0x00000008 |
|---|
| 79 | #define VIVS_HI_IDLE_STATE_PA 0x00000010 |
|---|
| 80 | #define VIVS_HI_IDLE_STATE_SE 0x00000020 |
|---|
| 81 | #define VIVS_HI_IDLE_STATE_RA 0x00000040 |
|---|
| 82 | #define VIVS_HI_IDLE_STATE_TX 0x00000080 |
|---|
| 83 | #define VIVS_HI_IDLE_STATE_VG 0x00000100 |
|---|
| 84 | #define VIVS_HI_IDLE_STATE_IM 0x00000200 |
|---|
| 85 | #define VIVS_HI_IDLE_STATE_FP 0x00000400 |
|---|
| 86 | #define VIVS_HI_IDLE_STATE_TS 0x00000800 |
|---|
| 87 | #define VIVS_HI_IDLE_STATE_BL 0x00001000 |
|---|
| 88 | #define VIVS_HI_IDLE_STATE_ASYNCFE 0x00002000 |
|---|
| 89 | #define VIVS_HI_IDLE_STATE_MC 0x00004000 |
|---|
| 90 | #define VIVS_HI_IDLE_STATE_PPA 0x00008000 |
|---|
| 91 | #define VIVS_HI_IDLE_STATE_WD 0x00010000 |
|---|
| 92 | #define VIVS_HI_IDLE_STATE_NN 0x00020000 |
|---|
| 93 | #define VIVS_HI_IDLE_STATE_TP 0x00040000 |
|---|
| 94 | #define VIVS_HI_IDLE_STATE_AXI_LP 0x80000000 |
|---|
| 95 | |
|---|
| 96 | #define VIVS_HI_AXI_CONFIG 0x00000008 |
|---|
| 97 | #define VIVS_HI_AXI_CONFIG_AWID__MASK 0x0000000f |
|---|
| 98 | #define VIVS_HI_AXI_CONFIG_AWID__SHIFT 0 |
|---|
| 99 | #define VIVS_HI_AXI_CONFIG_AWID(x) (((x) << VIVS_HI_AXI_CONFIG_AWID__SHIFT) & VIVS_HI_AXI_CONFIG_AWID__MASK) |
|---|
| 100 | #define VIVS_HI_AXI_CONFIG_ARID__MASK 0x000000f0 |
|---|
| 101 | #define VIVS_HI_AXI_CONFIG_ARID__SHIFT 4 |
|---|
| 102 | #define VIVS_HI_AXI_CONFIG_ARID(x) (((x) << VIVS_HI_AXI_CONFIG_ARID__SHIFT) & VIVS_HI_AXI_CONFIG_ARID__MASK) |
|---|
| 103 | #define VIVS_HI_AXI_CONFIG_AWCACHE__MASK 0x00000f00 |
|---|
| 104 | #define VIVS_HI_AXI_CONFIG_AWCACHE__SHIFT 8 |
|---|
| 105 | #define VIVS_HI_AXI_CONFIG_AWCACHE(x) (((x) << VIVS_HI_AXI_CONFIG_AWCACHE__SHIFT) & VIVS_HI_AXI_CONFIG_AWCACHE__MASK) |
|---|
| 106 | #define VIVS_HI_AXI_CONFIG_ARCACHE__MASK 0x0000f000 |
|---|
| 107 | #define VIVS_HI_AXI_CONFIG_ARCACHE__SHIFT 12 |
|---|
| 108 | #define VIVS_HI_AXI_CONFIG_ARCACHE(x) (((x) << VIVS_HI_AXI_CONFIG_ARCACHE__SHIFT) & VIVS_HI_AXI_CONFIG_ARCACHE__MASK) |
|---|
| 109 | |
|---|
| 110 | #define VIVS_HI_AXI_STATUS 0x0000000c |
|---|
| 111 | #define VIVS_HI_AXI_STATUS_WR_ERR_ID__MASK 0x0000000f |
|---|
| 112 | #define VIVS_HI_AXI_STATUS_WR_ERR_ID__SHIFT 0 |
|---|
| 113 | #define VIVS_HI_AXI_STATUS_WR_ERR_ID(x) (((x) << VIVS_HI_AXI_STATUS_WR_ERR_ID__SHIFT) & VIVS_HI_AXI_STATUS_WR_ERR_ID__MASK) |
|---|
| 114 | #define VIVS_HI_AXI_STATUS_RD_ERR_ID__MASK 0x000000f0 |
|---|
| 115 | #define VIVS_HI_AXI_STATUS_RD_ERR_ID__SHIFT 4 |
|---|
| 116 | #define VIVS_HI_AXI_STATUS_RD_ERR_ID(x) (((x) << VIVS_HI_AXI_STATUS_RD_ERR_ID__SHIFT) & VIVS_HI_AXI_STATUS_RD_ERR_ID__MASK) |
|---|
| 117 | #define VIVS_HI_AXI_STATUS_DET_WR_ERR 0x00000100 |
|---|
| 118 | #define VIVS_HI_AXI_STATUS_DET_RD_ERR 0x00000200 |
|---|
| 119 | |
|---|
| 120 | #define VIVS_HI_INTR_ACKNOWLEDGE 0x00000010 |
|---|
| 121 | #define VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__MASK 0x3fffffff |
|---|
| 122 | #define VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__SHIFT 0 |
|---|
| 123 | #define VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC(x) (((x) << VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__SHIFT) & VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__MASK) |
|---|
| 124 | #define VIVS_HI_INTR_ACKNOWLEDGE_MMU_EXCEPTION 0x40000000 |
|---|
| 125 | #define VIVS_HI_INTR_ACKNOWLEDGE_AXI_BUS_ERROR 0x80000000 |
|---|
| 126 | |
|---|
| 127 | #define VIVS_HI_INTR_ENBL 0x00000014 |
|---|
| 128 | #define VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__MASK 0xffffffff |
|---|
| 129 | #define VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__SHIFT 0 |
|---|
| 130 | #define VIVS_HI_INTR_ENBL_INTR_ENBL_VEC(x) (((x) << VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__SHIFT) & VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__MASK) |
|---|
| 131 | |
|---|
| 132 | #define VIVS_HI_CHIP_IDENTITY 0x00000018 |
|---|
| 133 | #define VIVS_HI_CHIP_IDENTITY_FAMILY__MASK 0xff000000 |
|---|
| 134 | #define VIVS_HI_CHIP_IDENTITY_FAMILY__SHIFT 24 |
|---|
| 135 | #define VIVS_HI_CHIP_IDENTITY_FAMILY(x) (((x) << VIVS_HI_CHIP_IDENTITY_FAMILY__SHIFT) & VIVS_HI_CHIP_IDENTITY_FAMILY__MASK) |
|---|
| 136 | #define VIVS_HI_CHIP_IDENTITY_PRODUCT__MASK 0x00ff0000 |
|---|
| 137 | #define VIVS_HI_CHIP_IDENTITY_PRODUCT__SHIFT 16 |
|---|
| 138 | #define VIVS_HI_CHIP_IDENTITY_PRODUCT(x) (((x) << VIVS_HI_CHIP_IDENTITY_PRODUCT__SHIFT) & VIVS_HI_CHIP_IDENTITY_PRODUCT__MASK) |
|---|
| 139 | #define VIVS_HI_CHIP_IDENTITY_REVISION__MASK 0x0000f000 |
|---|
| 140 | #define VIVS_HI_CHIP_IDENTITY_REVISION__SHIFT 12 |
|---|
| 141 | #define VIVS_HI_CHIP_IDENTITY_REVISION(x) (((x) << VIVS_HI_CHIP_IDENTITY_REVISION__SHIFT) & VIVS_HI_CHIP_IDENTITY_REVISION__MASK) |
|---|
| 142 | |
|---|
| 143 | #define VIVS_HI_CHIP_FEATURE 0x0000001c |
|---|
| 144 | |
|---|
| 145 | #define VIVS_HI_CHIP_MODEL 0x00000020 |
|---|
| 146 | |
|---|
| 147 | #define VIVS_HI_CHIP_REV 0x00000024 |
|---|
| 148 | |
|---|
| 149 | #define VIVS_HI_CHIP_DATE 0x00000028 |
|---|
| 150 | |
|---|
| 151 | #define VIVS_HI_CHIP_TIME 0x0000002c |
|---|
| 152 | |
|---|
| 153 | #define VIVS_HI_CHIP_CUSTOMER_ID 0x00000030 |
|---|
| 154 | |
|---|
| 155 | #define VIVS_HI_CHIP_MINOR_FEATURE_0 0x00000034 |
|---|
| 156 | |
|---|
| 157 | #define VIVS_HI_CACHE_CONTROL 0x00000038 |
|---|
| 158 | |
|---|
| 159 | #define VIVS_HI_MEMORY_COUNTER_RESET 0x0000003c |
|---|
| 160 | |
|---|
| 161 | #define VIVS_HI_PROFILE_READ_BYTES8 0x00000040 |
|---|
| 162 | |
|---|
| 163 | #define VIVS_HI_PROFILE_WRITE_BYTES8 0x00000044 |
|---|
| 164 | |
|---|
| 165 | #define VIVS_HI_CHIP_SPECS 0x00000048 |
|---|
| 166 | #define VIVS_HI_CHIP_SPECS_STREAM_COUNT__MASK 0x0000000f |
|---|
| 167 | #define VIVS_HI_CHIP_SPECS_STREAM_COUNT__SHIFT 0 |
|---|
| 168 | #define VIVS_HI_CHIP_SPECS_STREAM_COUNT(x) (((x) << VIVS_HI_CHIP_SPECS_STREAM_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_STREAM_COUNT__MASK) |
|---|
| 169 | #define VIVS_HI_CHIP_SPECS_REGISTER_MAX__MASK 0x000000f0 |
|---|
| 170 | #define VIVS_HI_CHIP_SPECS_REGISTER_MAX__SHIFT 4 |
|---|
| 171 | #define VIVS_HI_CHIP_SPECS_REGISTER_MAX(x) (((x) << VIVS_HI_CHIP_SPECS_REGISTER_MAX__SHIFT) & VIVS_HI_CHIP_SPECS_REGISTER_MAX__MASK) |
|---|
| 172 | #define VIVS_HI_CHIP_SPECS_THREAD_COUNT__MASK 0x00000f00 |
|---|
| 173 | #define VIVS_HI_CHIP_SPECS_THREAD_COUNT__SHIFT 8 |
|---|
| 174 | #define VIVS_HI_CHIP_SPECS_THREAD_COUNT(x) (((x) << VIVS_HI_CHIP_SPECS_THREAD_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_THREAD_COUNT__MASK) |
|---|
| 175 | #define VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__MASK 0x0001f000 |
|---|
| 176 | #define VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__SHIFT 12 |
|---|
| 177 | #define VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE(x) (((x) << VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__SHIFT) & VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__MASK) |
|---|
| 178 | #define VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__MASK 0x01f00000 |
|---|
| 179 | #define VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__SHIFT 20 |
|---|
| 180 | #define VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT(x) (((x) << VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__MASK) |
|---|
| 181 | #define VIVS_HI_CHIP_SPECS_PIXEL_PIPES__MASK 0x0e000000 |
|---|
| 182 | #define VIVS_HI_CHIP_SPECS_PIXEL_PIPES__SHIFT 25 |
|---|
| 183 | #define VIVS_HI_CHIP_SPECS_PIXEL_PIPES(x) (((x) << VIVS_HI_CHIP_SPECS_PIXEL_PIPES__SHIFT) & VIVS_HI_CHIP_SPECS_PIXEL_PIPES__MASK) |
|---|
| 184 | #define VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__MASK 0xf0000000 |
|---|
| 185 | #define VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__SHIFT 28 |
|---|
| 186 | #define VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE(x) (((x) << VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__SHIFT) & VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__MASK) |
|---|
| 187 | |
|---|
| 188 | #define VIVS_HI_PROFILE_WRITE_BURSTS 0x0000004c |
|---|
| 189 | |
|---|
| 190 | #define VIVS_HI_PROFILE_WRITE_REQUESTS 0x00000050 |
|---|
| 191 | |
|---|
| 192 | #define VIVS_HI_PROFILE_READ_BURSTS 0x00000058 |
|---|
| 193 | |
|---|
| 194 | #define VIVS_HI_PROFILE_READ_REQUESTS 0x0000005c |
|---|
| 195 | |
|---|
| 196 | #define VIVS_HI_PROFILE_READ_LASTS 0x00000060 |
|---|
| 197 | |
|---|
| 198 | #define VIVS_HI_GP_OUT0 0x00000064 |
|---|
| 199 | |
|---|
| 200 | #define VIVS_HI_GP_OUT1 0x00000068 |
|---|
| 201 | |
|---|
| 202 | #define VIVS_HI_GP_OUT2 0x0000006c |
|---|
| 203 | |
|---|
| 204 | #define VIVS_HI_AXI_CONTROL 0x00000070 |
|---|
| 205 | #define VIVS_HI_AXI_CONTROL_WR_FULL_BURST_MODE 0x00000001 |
|---|
| 206 | |
|---|
| 207 | #define VIVS_HI_CHIP_MINOR_FEATURE_1 0x00000074 |
|---|
| 208 | |
|---|
| 209 | #define VIVS_HI_PROFILE_TOTAL_CYCLES 0x00000078 |
|---|
| 210 | |
|---|
| 211 | #define VIVS_HI_PROFILE_IDLE_CYCLES 0x0000007c |
|---|
| 212 | |
|---|
| 213 | #define VIVS_HI_CHIP_SPECS_2 0x00000080 |
|---|
| 214 | #define VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__MASK 0x000000ff |
|---|
| 215 | #define VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__SHIFT 0 |
|---|
| 216 | #define VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE(x) (((x) << VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__SHIFT) & VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__MASK) |
|---|
| 217 | #define VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__MASK 0x0000ff00 |
|---|
| 218 | #define VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__SHIFT 8 |
|---|
| 219 | #define VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT(x) (((x) << VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__MASK) |
|---|
| 220 | #define VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__MASK 0xffff0000 |
|---|
| 221 | #define VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__SHIFT 16 |
|---|
| 222 | #define VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS(x) (((x) << VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__SHIFT) & VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__MASK) |
|---|
| 223 | |
|---|
| 224 | #define VIVS_HI_CHIP_MINOR_FEATURE_2 0x00000084 |
|---|
| 225 | |
|---|
| 226 | #define VIVS_HI_CHIP_MINOR_FEATURE_3 0x00000088 |
|---|
| 227 | |
|---|
| 228 | #define VIVS_HI_CHIP_SPECS_3 0x0000008c |
|---|
| 229 | #define VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__MASK 0x000001f0 |
|---|
| 230 | #define VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__SHIFT 4 |
|---|
| 231 | #define VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT(x) (((x) << VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__MASK) |
|---|
| 232 | #define VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__MASK 0x00000007 |
|---|
| 233 | #define VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__SHIFT 0 |
|---|
| 234 | #define VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT(x) (((x) << VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__MASK) |
|---|
| 235 | |
|---|
| 236 | #define VIVS_HI_COMPRESSION_FLAGS 0x00000090 |
|---|
| 237 | #define VIVS_HI_COMPRESSION_FLAGS_DEC300 0x00000040 |
|---|
| 238 | |
|---|
| 239 | #define VIVS_HI_CHIP_MINOR_FEATURE_4 0x00000094 |
|---|
| 240 | |
|---|
| 241 | #define VIVS_HI_CHIP_SPECS_4 0x0000009c |
|---|
| 242 | #define VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__MASK 0x0001f000 |
|---|
| 243 | #define VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__SHIFT 12 |
|---|
| 244 | #define VIVS_HI_CHIP_SPECS_4_STREAM_COUNT(x) (((x) << VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__MASK) |
|---|
| 245 | |
|---|
| 246 | #define VIVS_HI_CHIP_MINOR_FEATURE_5 0x000000a0 |
|---|
| 247 | |
|---|
| 248 | #define VIVS_HI_CHIP_PRODUCT_ID 0x000000a8 |
|---|
| 249 | |
|---|
| 250 | #define VIVS_HI_BLT_INTR 0x000000d4 |
|---|
| 251 | |
|---|
| 252 | #define VIVS_HI_CHIP_ECO_ID 0x000000e8 |
|---|
| 253 | |
|---|
| 254 | #define VIVS_HI_AUXBIT 0x000000ec |
|---|
| 255 | |
|---|
| 256 | #define VIVS_PM 0x00000000 |
|---|
| 257 | |
|---|
| 258 | #define VIVS_PM_POWER_CONTROLS 0x00000100 |
|---|
| 259 | #define VIVS_PM_POWER_CONTROLS_ENABLE_MODULE_CLOCK_GATING 0x00000001 |
|---|
| 260 | #define VIVS_PM_POWER_CONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING 0x00000002 |
|---|
| 261 | #define VIVS_PM_POWER_CONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING 0x00000004 |
|---|
| 262 | #define VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__MASK 0x000000f0 |
|---|
| 263 | #define VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__SHIFT 4 |
|---|
| 264 | #define VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER(x) (((x) << VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__SHIFT) & VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__MASK) |
|---|
| 265 | #define VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__MASK 0xffff0000 |
|---|
| 266 | #define VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__SHIFT 16 |
|---|
| 267 | #define VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER(x) (((x) << VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__SHIFT) & VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__MASK) |
|---|
| 268 | |
|---|
| 269 | #define VIVS_PM_MODULE_CONTROLS 0x00000104 |
|---|
| 270 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_FE 0x00000001 |
|---|
| 271 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_DE 0x00000002 |
|---|
| 272 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_PE 0x00000004 |
|---|
| 273 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_SH 0x00000008 |
|---|
| 274 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_PA 0x00000010 |
|---|
| 275 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_SE 0x00000020 |
|---|
| 276 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA 0x00000040 |
|---|
| 277 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_TX 0x00000080 |
|---|
| 278 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA_EZ 0x00010000 |
|---|
| 279 | #define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA_HZ 0x00020000 |
|---|
| 280 | |
|---|
| 281 | #define VIVS_PM_MODULE_STATUS 0x00000108 |
|---|
| 282 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_FE 0x00000001 |
|---|
| 283 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_DE 0x00000002 |
|---|
| 284 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_PE 0x00000004 |
|---|
| 285 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_SH 0x00000008 |
|---|
| 286 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_PA 0x00000010 |
|---|
| 287 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_SE 0x00000020 |
|---|
| 288 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_RA 0x00000040 |
|---|
| 289 | #define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_TX 0x00000080 |
|---|
| 290 | |
|---|
| 291 | #define VIVS_PM_PULSE_EATER 0x0000010c |
|---|
| 292 | #define VIVS_PM_PULSE_EATER_DISABLE 0x00000001 |
|---|
| 293 | #define VIVS_PM_PULSE_EATER_DVFS_PERIOD__MASK 0x0000ff00 |
|---|
| 294 | #define VIVS_PM_PULSE_EATER_DVFS_PERIOD__SHIFT 8 |
|---|
| 295 | #define VIVS_PM_PULSE_EATER_DVFS_PERIOD(x) (((x) << VIVS_PM_PULSE_EATER_DVFS_PERIOD__SHIFT) & VIVS_PM_PULSE_EATER_DVFS_PERIOD__MASK) |
|---|
| 296 | #define VIVS_PM_PULSE_EATER_UNK16 0x00010000 |
|---|
| 297 | #define VIVS_PM_PULSE_EATER_UNK17 0x00020000 |
|---|
| 298 | #define VIVS_PM_PULSE_EATER_INTERNAL_DFS 0x00040000 |
|---|
| 299 | #define VIVS_PM_PULSE_EATER_UNK19 0x00080000 |
|---|
| 300 | #define VIVS_PM_PULSE_EATER_UNK20 0x00100000 |
|---|
| 301 | #define VIVS_PM_PULSE_EATER_UNK22 0x00400000 |
|---|
| 302 | #define VIVS_PM_PULSE_EATER_UNK23 0x00800000 |
|---|
| 303 | |
|---|
| 304 | #define VIVS_MMUv2 0x00000000 |
|---|
| 305 | |
|---|
| 306 | #define VIVS_MMUv2_SAFE_ADDRESS 0x00000180 |
|---|
| 307 | |
|---|
| 308 | #define VIVS_MMUv2_CONFIGURATION 0x00000184 |
|---|
| 309 | #define VIVS_MMUv2_CONFIGURATION_MODE__MASK 0x00000001 |
|---|
| 310 | #define VIVS_MMUv2_CONFIGURATION_MODE__SHIFT 0 |
|---|
| 311 | #define VIVS_MMUv2_CONFIGURATION_MODE_MODE4_K 0x00000000 |
|---|
| 312 | #define VIVS_MMUv2_CONFIGURATION_MODE_MODE1_K 0x00000001 |
|---|
| 313 | #define VIVS_MMUv2_CONFIGURATION_MODE_MASK 0x00000008 |
|---|
| 314 | #define VIVS_MMUv2_CONFIGURATION_FLUSH__MASK 0x00000010 |
|---|
| 315 | #define VIVS_MMUv2_CONFIGURATION_FLUSH__SHIFT 4 |
|---|
| 316 | #define VIVS_MMUv2_CONFIGURATION_FLUSH_FLUSH 0x00000010 |
|---|
| 317 | #define VIVS_MMUv2_CONFIGURATION_FLUSH_MASK 0x00000080 |
|---|
| 318 | #define VIVS_MMUv2_CONFIGURATION_ADDRESS_MASK 0x00000100 |
|---|
| 319 | #define VIVS_MMUv2_CONFIGURATION_ADDRESS__MASK 0xfffffc00 |
|---|
| 320 | #define VIVS_MMUv2_CONFIGURATION_ADDRESS__SHIFT 10 |
|---|
| 321 | #define VIVS_MMUv2_CONFIGURATION_ADDRESS(x) (((x) << VIVS_MMUv2_CONFIGURATION_ADDRESS__SHIFT) & VIVS_MMUv2_CONFIGURATION_ADDRESS__MASK) |
|---|
| 322 | |
|---|
| 323 | #define VIVS_MMUv2_STATUS 0x00000188 |
|---|
| 324 | #define VIVS_MMUv2_STATUS_EXCEPTION0__MASK 0x0000000f |
|---|
| 325 | #define VIVS_MMUv2_STATUS_EXCEPTION0__SHIFT 0 |
|---|
| 326 | #define VIVS_MMUv2_STATUS_EXCEPTION0(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION0__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION0__MASK) |
|---|
| 327 | #define VIVS_MMUv2_STATUS_EXCEPTION1__MASK 0x000000f0 |
|---|
| 328 | #define VIVS_MMUv2_STATUS_EXCEPTION1__SHIFT 4 |
|---|
| 329 | #define VIVS_MMUv2_STATUS_EXCEPTION1(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION1__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION1__MASK) |
|---|
| 330 | #define VIVS_MMUv2_STATUS_EXCEPTION2__MASK 0x00000f00 |
|---|
| 331 | #define VIVS_MMUv2_STATUS_EXCEPTION2__SHIFT 8 |
|---|
| 332 | #define VIVS_MMUv2_STATUS_EXCEPTION2(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION2__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION2__MASK) |
|---|
| 333 | #define VIVS_MMUv2_STATUS_EXCEPTION3__MASK 0x0000f000 |
|---|
| 334 | #define VIVS_MMUv2_STATUS_EXCEPTION3__SHIFT 12 |
|---|
| 335 | #define VIVS_MMUv2_STATUS_EXCEPTION3(x) (((x) << VIVS_MMUv2_STATUS_EXCEPTION3__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION3__MASK) |
|---|
| 336 | |
|---|
| 337 | #define VIVS_MMUv2_CONTROL 0x0000018c |
|---|
| 338 | #define VIVS_MMUv2_CONTROL_ENABLE 0x00000001 |
|---|
| 339 | |
|---|
| 340 | #define VIVS_MMUv2_EXCEPTION_ADDR(i0) (0x00000190 + 0x4*(i0)) |
|---|
| 341 | #define VIVS_MMUv2_EXCEPTION_ADDR__ESIZE 0x00000004 |
|---|
| 342 | #define VIVS_MMUv2_EXCEPTION_ADDR__LEN 0x00000004 |
|---|
| 343 | |
|---|
| 344 | #define VIVS_MMUv2_PROFILE_BLT_READ 0x000001a4 |
|---|
| 345 | |
|---|
| 346 | #define VIVS_MMUv2_PTA_CONFIG 0x000001ac |
|---|
| 347 | #define VIVS_MMUv2_PTA_CONFIG_INDEX__MASK 0x0000ffff |
|---|
| 348 | #define VIVS_MMUv2_PTA_CONFIG_INDEX__SHIFT 0 |
|---|
| 349 | #define VIVS_MMUv2_PTA_CONFIG_INDEX(x) (((x) << VIVS_MMUv2_PTA_CONFIG_INDEX__SHIFT) & VIVS_MMUv2_PTA_CONFIG_INDEX__MASK) |
|---|
| 350 | #define VIVS_MMUv2_PTA_CONFIG_UNK16 0x00010000 |
|---|
| 351 | |
|---|
| 352 | #define VIVS_MMUv2_AXI_POLICY(i0) (0x000001c0 + 0x4*(i0)) |
|---|
| 353 | #define VIVS_MMUv2_AXI_POLICY__ESIZE 0x00000004 |
|---|
| 354 | #define VIVS_MMUv2_AXI_POLICY__LEN 0x00000008 |
|---|
| 355 | |
|---|
| 356 | #define VIVS_MMUv2_SEC_EXCEPTION_ADDR 0x00000380 |
|---|
| 357 | |
|---|
| 358 | #define VIVS_MMUv2_SEC_STATUS 0x00000384 |
|---|
| 359 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION0__MASK 0x00000003 |
|---|
| 360 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION0__SHIFT 0 |
|---|
| 361 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION0(x) (((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION0__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION0__MASK) |
|---|
| 362 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION1__MASK 0x00000030 |
|---|
| 363 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION1__SHIFT 4 |
|---|
| 364 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION1(x) (((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION1__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION1__MASK) |
|---|
| 365 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION2__MASK 0x00000300 |
|---|
| 366 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION2__SHIFT 8 |
|---|
| 367 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION2(x) (((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION2__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION2__MASK) |
|---|
| 368 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION3__MASK 0x00003000 |
|---|
| 369 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION3__SHIFT 12 |
|---|
| 370 | #define VIVS_MMUv2_SEC_STATUS_EXCEPTION3(x) (((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION3__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION3__MASK) |
|---|
| 371 | |
|---|
| 372 | #define VIVS_MMUv2_SEC_CONTROL 0x00000388 |
|---|
| 373 | #define VIVS_MMUv2_SEC_CONTROL_ENABLE 0x00000001 |
|---|
| 374 | |
|---|
| 375 | #define VIVS_MMUv2_PTA_ADDRESS_LOW 0x0000038c |
|---|
| 376 | |
|---|
| 377 | #define VIVS_MMUv2_PTA_ADDRESS_HIGH 0x00000390 |
|---|
| 378 | |
|---|
| 379 | #define VIVS_MMUv2_PTA_CONTROL 0x00000394 |
|---|
| 380 | #define VIVS_MMUv2_PTA_CONTROL_ENABLE 0x00000001 |
|---|
| 381 | |
|---|
| 382 | #define VIVS_MMUv2_NONSEC_SAFE_ADDR_LOW 0x00000398 |
|---|
| 383 | |
|---|
| 384 | #define VIVS_MMUv2_SEC_SAFE_ADDR_LOW 0x0000039c |
|---|
| 385 | |
|---|
| 386 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG 0x000003a0 |
|---|
| 387 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__MASK 0x000000ff |
|---|
| 388 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__SHIFT 0 |
|---|
| 389 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH(x) (((x) << VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__SHIFT) & VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__MASK) |
|---|
| 390 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_UNK15 0x00008000 |
|---|
| 391 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__MASK 0x00ff0000 |
|---|
| 392 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__SHIFT 16 |
|---|
| 393 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH(x) (((x) << VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__SHIFT) & VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__MASK) |
|---|
| 394 | #define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_UNK31 0x80000000 |
|---|
| 395 | |
|---|
| 396 | #define VIVS_MMUv2_SEC_COMMAND_CONTROL 0x000003a4 |
|---|
| 397 | #define VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__MASK 0x0000ffff |
|---|
| 398 | #define VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__SHIFT 0 |
|---|
| 399 | #define VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH(x) (((x) << VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__SHIFT) & VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__MASK) |
|---|
| 400 | #define VIVS_MMUv2_SEC_COMMAND_CONTROL_ENABLE 0x00010000 |
|---|
| 401 | |
|---|
| 402 | #define VIVS_MMUv2_AHB_CONTROL 0x000003a8 |
|---|
| 403 | #define VIVS_MMUv2_AHB_CONTROL_RESET 0x00000001 |
|---|
| 404 | #define VIVS_MMUv2_AHB_CONTROL_NONSEC_ACCESS 0x00000002 |
|---|
| 405 | |
|---|
| 406 | #define VIVS_MC 0x00000000 |
|---|
| 407 | |
|---|
| 408 | #define VIVS_MC_MMU_FE_PAGE_TABLE 0x00000400 |
|---|
| 409 | |
|---|
| 410 | #define VIVS_MC_MMU_TX_PAGE_TABLE 0x00000404 |
|---|
| 411 | |
|---|
| 412 | #define VIVS_MC_MMU_PE_PAGE_TABLE 0x00000408 |
|---|
| 413 | |
|---|
| 414 | #define VIVS_MC_MMU_PEZ_PAGE_TABLE 0x0000040c |
|---|
| 415 | |
|---|
| 416 | #define VIVS_MC_MMU_RA_PAGE_TABLE 0x00000410 |
|---|
| 417 | |
|---|
| 418 | #define VIVS_MC_DEBUG_MEMORY 0x00000414 |
|---|
| 419 | #define VIVS_MC_DEBUG_MEMORY_SPECIAL_PATCH_GC320 0x00000008 |
|---|
| 420 | #define VIVS_MC_DEBUG_MEMORY_FAST_CLEAR_BYPASS 0x00100000 |
|---|
| 421 | #define VIVS_MC_DEBUG_MEMORY_COMPRESSION_BYPASS 0x00200000 |
|---|
| 422 | |
|---|
| 423 | #define VIVS_MC_MEMORY_BASE_ADDR_RA 0x00000418 |
|---|
| 424 | |
|---|
| 425 | #define VIVS_MC_MEMORY_BASE_ADDR_FE 0x0000041c |
|---|
| 426 | |
|---|
| 427 | #define VIVS_MC_MEMORY_BASE_ADDR_TX 0x00000420 |
|---|
| 428 | |
|---|
| 429 | #define VIVS_MC_MEMORY_BASE_ADDR_PEZ 0x00000424 |
|---|
| 430 | |
|---|
| 431 | #define VIVS_MC_MEMORY_BASE_ADDR_PE 0x00000428 |
|---|
| 432 | |
|---|
| 433 | #define VIVS_MC_MEMORY_TIMING_CONTROL 0x0000042c |
|---|
| 434 | |
|---|
| 435 | #define VIVS_MC_MEMORY_FLUSH 0x00000430 |
|---|
| 436 | |
|---|
| 437 | #define VIVS_MC_PROFILE_CYCLE_COUNTER 0x00000438 |
|---|
| 438 | |
|---|
| 439 | #define VIVS_MC_DEBUG_READ0 0x0000043c |
|---|
| 440 | |
|---|
| 441 | #define VIVS_MC_DEBUG_READ1 0x00000440 |
|---|
| 442 | |
|---|
| 443 | #define VIVS_MC_DEBUG_WRITE 0x00000444 |
|---|
| 444 | |
|---|
| 445 | #define VIVS_MC_PROFILE_RA_READ 0x00000448 |
|---|
| 446 | |
|---|
| 447 | #define VIVS_MC_PROFILE_TX_READ 0x0000044c |
|---|
| 448 | |
|---|
| 449 | #define VIVS_MC_PROFILE_FE_READ 0x00000450 |
|---|
| 450 | |
|---|
| 451 | #define VIVS_MC_PROFILE_PE_READ 0x00000454 |
|---|
| 452 | |
|---|
| 453 | #define VIVS_MC_PROFILE_DE_READ 0x00000458 |
|---|
| 454 | |
|---|
| 455 | #define VIVS_MC_PROFILE_SH_READ 0x0000045c |
|---|
| 456 | |
|---|
| 457 | #define VIVS_MC_PROFILE_PA_READ 0x00000460 |
|---|
| 458 | |
|---|
| 459 | #define VIVS_MC_PROFILE_SE_READ 0x00000464 |
|---|
| 460 | |
|---|
| 461 | #define VIVS_MC_PROFILE_MC_READ 0x00000468 |
|---|
| 462 | |
|---|
| 463 | #define VIVS_MC_PROFILE_HI_READ 0x0000046c |
|---|
| 464 | |
|---|
| 465 | #define VIVS_MC_PROFILE_CONFIG0 0x00000470 |
|---|
| 466 | #define VIVS_MC_PROFILE_CONFIG0_FE__MASK 0x000000ff |
|---|
| 467 | #define VIVS_MC_PROFILE_CONFIG0_FE__SHIFT 0 |
|---|
| 468 | #define VIVS_MC_PROFILE_CONFIG0_FE_DRAW_COUNT 0x0000000a |
|---|
| 469 | #define VIVS_MC_PROFILE_CONFIG0_FE_OUT_VERTEX_COUNT 0x0000000b |
|---|
| 470 | #define VIVS_MC_PROFILE_CONFIG0_FE_CACHE_MISS_COUNT 0x0000000c |
|---|
| 471 | #define VIVS_MC_PROFILE_CONFIG0_FE_RESET 0x0000000f |
|---|
| 472 | #define VIVS_MC_PROFILE_CONFIG0_FE_CACHE_LK_COUNT 0x00000010 |
|---|
| 473 | #define VIVS_MC_PROFILE_CONFIG0_FE_STALL_COUNT 0x00000011 |
|---|
| 474 | #define VIVS_MC_PROFILE_CONFIG0_FE_PROCESS_COUNT 0x00000012 |
|---|
| 475 | #define VIVS_MC_PROFILE_CONFIG0_DE__MASK 0x0000ff00 |
|---|
| 476 | #define VIVS_MC_PROFILE_CONFIG0_DE__SHIFT 8 |
|---|
| 477 | #define VIVS_MC_PROFILE_CONFIG0_DE_RESET 0x00000f00 |
|---|
| 478 | #define VIVS_MC_PROFILE_CONFIG0_PE__MASK 0x00ff0000 |
|---|
| 479 | #define VIVS_MC_PROFILE_CONFIG0_PE__SHIFT 16 |
|---|
| 480 | #define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_KILLED_BY_COLOR_PIPE 0x00000000 |
|---|
| 481 | #define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_KILLED_BY_DEPTH_PIPE 0x00010000 |
|---|
| 482 | #define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_DRAWN_BY_COLOR_PIPE 0x00020000 |
|---|
| 483 | #define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_DRAWN_BY_DEPTH_PIPE 0x00030000 |
|---|
| 484 | #define VIVS_MC_PROFILE_CONFIG0_PE_PIXELS_RENDERED_2D 0x000b0000 |
|---|
| 485 | #define VIVS_MC_PROFILE_CONFIG0_PE_RESET 0x000f0000 |
|---|
| 486 | #define VIVS_MC_PROFILE_CONFIG0_SH__MASK 0xff000000 |
|---|
| 487 | #define VIVS_MC_PROFILE_CONFIG0_SH__SHIFT 24 |
|---|
| 488 | #define VIVS_MC_PROFILE_CONFIG0_SH_SHADER_CYCLES 0x04000000 |
|---|
| 489 | #define VIVS_MC_PROFILE_CONFIG0_SH_PS_INST_COUNTER 0x07000000 |
|---|
| 490 | #define VIVS_MC_PROFILE_CONFIG0_SH_RENDERED_PIXEL_COUNTER 0x08000000 |
|---|
| 491 | #define VIVS_MC_PROFILE_CONFIG0_SH_VS_INST_COUNTER 0x09000000 |
|---|
| 492 | #define VIVS_MC_PROFILE_CONFIG0_SH_RENDERED_VERTICE_COUNTER 0x0a000000 |
|---|
| 493 | #define VIVS_MC_PROFILE_CONFIG0_SH_VTX_BRANCH_INST_COUNTER 0x0b000000 |
|---|
| 494 | #define VIVS_MC_PROFILE_CONFIG0_SH_VTX_TEXLD_INST_COUNTER 0x0c000000 |
|---|
| 495 | #define VIVS_MC_PROFILE_CONFIG0_SH_PXL_BRANCH_INST_COUNTER 0x0d000000 |
|---|
| 496 | #define VIVS_MC_PROFILE_CONFIG0_SH_PXL_TEXLD_INST_COUNTER 0x0e000000 |
|---|
| 497 | #define VIVS_MC_PROFILE_CONFIG0_SH_RESET 0x0f000000 |
|---|
| 498 | |
|---|
| 499 | #define VIVS_MC_PROFILE_CONFIG1 0x00000474 |
|---|
| 500 | #define VIVS_MC_PROFILE_CONFIG1_PA__MASK 0x000000ff |
|---|
| 501 | #define VIVS_MC_PROFILE_CONFIG1_PA__SHIFT 0 |
|---|
| 502 | #define VIVS_MC_PROFILE_CONFIG1_PA_INPUT_VTX_COUNTER 0x00000003 |
|---|
| 503 | #define VIVS_MC_PROFILE_CONFIG1_PA_INPUT_PRIM_COUNTER 0x00000004 |
|---|
| 504 | #define VIVS_MC_PROFILE_CONFIG1_PA_OUTPUT_PRIM_COUNTER 0x00000005 |
|---|
| 505 | #define VIVS_MC_PROFILE_CONFIG1_PA_DEPTH_CLIPPED_COUNTER 0x00000006 |
|---|
| 506 | #define VIVS_MC_PROFILE_CONFIG1_PA_TRIVIAL_REJECTED_COUNTER 0x00000007 |
|---|
| 507 | #define VIVS_MC_PROFILE_CONFIG1_PA_CULLED_COUNTER 0x00000008 |
|---|
| 508 | #define VIVS_MC_PROFILE_CONFIG1_PA_DROPED_PRIM_COUNTER 0x00000009 |
|---|
| 509 | #define VIVS_MC_PROFILE_CONFIG1_PA_FRUSTUM_CLIPPED_PRIM_COUNTER 0x0000000a |
|---|
| 510 | #define VIVS_MC_PROFILE_CONFIG1_PA_RESET 0x0000000f |
|---|
| 511 | #define VIVS_MC_PROFILE_CONFIG1_SE__MASK 0x0000ff00 |
|---|
| 512 | #define VIVS_MC_PROFILE_CONFIG1_SE__SHIFT 8 |
|---|
| 513 | #define VIVS_MC_PROFILE_CONFIG1_SE_CULLED_TRIANGLE_COUNT 0x00000000 |
|---|
| 514 | #define VIVS_MC_PROFILE_CONFIG1_SE_CULLED_LINES_COUNT 0x00000100 |
|---|
| 515 | #define VIVS_MC_PROFILE_CONFIG1_SE_TRIVIAL_REJECTED_LINE_COUNT 0x00000400 |
|---|
| 516 | #define VIVS_MC_PROFILE_CONFIG1_SE_RESET 0x00000f00 |
|---|
| 517 | #define VIVS_MC_PROFILE_CONFIG1_RA__MASK 0x00ff0000 |
|---|
| 518 | #define VIVS_MC_PROFILE_CONFIG1_RA__SHIFT 16 |
|---|
| 519 | #define VIVS_MC_PROFILE_CONFIG1_RA_VALID_PIXEL_COUNT 0x00000000 |
|---|
| 520 | #define VIVS_MC_PROFILE_CONFIG1_RA_TOTAL_QUAD_COUNT 0x00010000 |
|---|
| 521 | #define VIVS_MC_PROFILE_CONFIG1_RA_VALID_QUAD_COUNT_AFTER_EARLY_Z 0x00020000 |
|---|
| 522 | #define VIVS_MC_PROFILE_CONFIG1_RA_TOTAL_PRIMITIVE_COUNT 0x00030000 |
|---|
| 523 | #define VIVS_MC_PROFILE_CONFIG1_RA_PIPE_CACHE_MISS_COUNTER 0x00090000 |
|---|
| 524 | #define VIVS_MC_PROFILE_CONFIG1_RA_PREFETCH_CACHE_MISS_COUNTER 0x000a0000 |
|---|
| 525 | #define VIVS_MC_PROFILE_CONFIG1_RA_CULLED_QUAD_COUNT 0x000b0000 |
|---|
| 526 | #define VIVS_MC_PROFILE_CONFIG1_RA_RESET 0x000f0000 |
|---|
| 527 | #define VIVS_MC_PROFILE_CONFIG1_RA_PIPE_HZ_CACHE_MISS_COUNTER 0x00110000 |
|---|
| 528 | #define VIVS_MC_PROFILE_CONFIG1_RA_PREFETCH_HZ_CACHE_MISS_COUNTER 0x00120000 |
|---|
| 529 | #define VIVS_MC_PROFILE_CONFIG1_TX__MASK 0xff000000 |
|---|
| 530 | #define VIVS_MC_PROFILE_CONFIG1_TX__SHIFT 24 |
|---|
| 531 | #define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_BILINEAR_REQUESTS 0x00000000 |
|---|
| 532 | #define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_TRILINEAR_REQUESTS 0x01000000 |
|---|
| 533 | #define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_DISCARDED_TEXTURE_REQUESTS 0x02000000 |
|---|
| 534 | #define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_TEXTURE_REQUESTS 0x03000000 |
|---|
| 535 | #define VIVS_MC_PROFILE_CONFIG1_TX_UNKNOWN 0x04000000 |
|---|
| 536 | #define VIVS_MC_PROFILE_CONFIG1_TX_MEM_READ_COUNT 0x05000000 |
|---|
| 537 | #define VIVS_MC_PROFILE_CONFIG1_TX_MEM_READ_IN_8B_COUNT 0x06000000 |
|---|
| 538 | #define VIVS_MC_PROFILE_CONFIG1_TX_CACHE_MISS_COUNT 0x07000000 |
|---|
| 539 | #define VIVS_MC_PROFILE_CONFIG1_TX_CACHE_HIT_TEXEL_COUNT 0x08000000 |
|---|
| 540 | #define VIVS_MC_PROFILE_CONFIG1_TX_CACHE_MISS_TEXEL_COUNT 0x09000000 |
|---|
| 541 | #define VIVS_MC_PROFILE_CONFIG1_TX_RESET 0x0f000000 |
|---|
| 542 | |
|---|
| 543 | #define VIVS_MC_PROFILE_CONFIG2 0x00000478 |
|---|
| 544 | #define VIVS_MC_PROFILE_CONFIG2_MC__MASK 0x000000ff |
|---|
| 545 | #define VIVS_MC_PROFILE_CONFIG2_MC__SHIFT 0 |
|---|
| 546 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_PIPELINE 0x00000001 |
|---|
| 547 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_IP 0x00000002 |
|---|
| 548 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_PIPELINE 0x00000003 |
|---|
| 549 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_SENTOUT_FROM_COLORPIPE 0x00000004 |
|---|
| 550 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_COLORPIPE 0x00000005 |
|---|
| 551 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_DEPTHPIPE 0x00000007 |
|---|
| 552 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_SENTOUT_FROM_DEPTHPIPE 0x00000008 |
|---|
| 553 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_DEPTHPIPE 0x00000009 |
|---|
| 554 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_SENTOUT_FROM_DEPTHPIPE 0x0000000a |
|---|
| 555 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_DEPTHPIPE 0x0000000b |
|---|
| 556 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_OTHERS 0x0000000c |
|---|
| 557 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_OTHERS 0x0000000d |
|---|
| 558 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_FROM_OTHERS 0x0000000e |
|---|
| 559 | #define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_OTHERS 0x0000000f |
|---|
| 560 | #define VIVS_MC_PROFILE_CONFIG2_MC_FE_READ_BANDWIDTH 0x00000015 |
|---|
| 561 | #define VIVS_MC_PROFILE_CONFIG2_MC_MMU_READ_BANDWIDTH 0x00000016 |
|---|
| 562 | #define VIVS_MC_PROFILE_CONFIG2_MC_BLT_READ_BANDWIDTH 0x00000017 |
|---|
| 563 | #define VIVS_MC_PROFILE_CONFIG2_MC_SH0_READ_BANDWIDTH 0x00000018 |
|---|
| 564 | #define VIVS_MC_PROFILE_CONFIG2_MC_SH1_READ_BANDWIDTH 0x00000019 |
|---|
| 565 | #define VIVS_MC_PROFILE_CONFIG2_MC_PE_WRITE_BANDWIDTH 0x0000001a |
|---|
| 566 | #define VIVS_MC_PROFILE_CONFIG2_MC_BLT_WRITE_BANDWIDTH 0x0000001b |
|---|
| 567 | #define VIVS_MC_PROFILE_CONFIG2_MC_SH0_WRITE_BANDWIDTH 0x0000001c |
|---|
| 568 | #define VIVS_MC_PROFILE_CONFIG2_MC_SH1_WRITE_BANDWIDTH 0x0000001d |
|---|
| 569 | #define VIVS_MC_PROFILE_CONFIG2_HI__MASK 0x0000ff00 |
|---|
| 570 | #define VIVS_MC_PROFILE_CONFIG2_HI__SHIFT 8 |
|---|
| 571 | #define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_READ_REQUEST_STALLED 0x00000000 |
|---|
| 572 | #define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_WRITE_REQUEST_STALLED 0x00000100 |
|---|
| 573 | #define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_WRITE_DATA_STALLED 0x00000200 |
|---|
| 574 | #define VIVS_MC_PROFILE_CONFIG2_HI_RESET 0x00000f00 |
|---|
| 575 | #define VIVS_MC_PROFILE_CONFIG2_L2__MASK 0x00ff0000 |
|---|
| 576 | #define VIVS_MC_PROFILE_CONFIG2_L2__SHIFT 16 |
|---|
| 577 | #define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI0_READ_REQUEST_COUNT 0x00000000 |
|---|
| 578 | #define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI0_WRITE_REQUEST_COUNT 0x00040000 |
|---|
| 579 | #define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI1_WRITE_REQUEST_COUNT 0x00050000 |
|---|
| 580 | #define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_READ_TRANSACTIONS_REQUEST_BY_AXI0 0x00080000 |
|---|
| 581 | #define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_READ_TRANSACTIONS_REQUEST_BY_AXI1 0x00090000 |
|---|
| 582 | #define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_WRITE_TRANSACTIONS_REQUEST_BY_AXI0 0x000c0000 |
|---|
| 583 | #define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_WRITE_TRANSACTIONS_REQUEST_BY_AXI1 0x000d0000 |
|---|
| 584 | #define VIVS_MC_PROFILE_CONFIG2_L2_RESET 0x000f0000 |
|---|
| 585 | #define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_MINMAX_LATENCY 0x00100000 |
|---|
| 586 | #define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_TOTAL_LATENCY 0x00110000 |
|---|
| 587 | #define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_TOTAL_REQUEST_COUNT 0x00120000 |
|---|
| 588 | #define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_MINMAX_LATENCY 0x00130000 |
|---|
| 589 | #define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_TOTAL_LATENCY 0x00140000 |
|---|
| 590 | #define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_TOTAL_REQUEST_COUNT 0x00150000 |
|---|
| 591 | #define VIVS_MC_PROFILE_CONFIG2_BLT__MASK 0xff000000 |
|---|
| 592 | #define VIVS_MC_PROFILE_CONFIG2_BLT__SHIFT 24 |
|---|
| 593 | #define VIVS_MC_PROFILE_CONFIG2_BLT_UNK0 0x00000000 |
|---|
| 594 | |
|---|
| 595 | #define VIVS_MC_PROFILE_CONFIG3 0x0000047c |
|---|
| 596 | |
|---|
| 597 | #define VIVS_MC_BUS_CONFIG 0x00000480 |
|---|
| 598 | #define VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__MASK 0x0000000f |
|---|
| 599 | #define VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__SHIFT 0 |
|---|
| 600 | #define VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG(x) (((x) << VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__SHIFT) & VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__MASK) |
|---|
| 601 | #define VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__MASK 0x000000f0 |
|---|
| 602 | #define VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__SHIFT 4 |
|---|
| 603 | #define VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG(x) (((x) << VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__SHIFT) & VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__MASK) |
|---|
| 604 | |
|---|
| 605 | #define VIVS_MC_START_COMPOSITION 0x00000554 |
|---|
| 606 | |
|---|
| 607 | #define VIVS_MC_FLAGS 0x00000558 |
|---|
| 608 | #define VIVS_MC_FLAGS_128B_MERGE 0x00000001 |
|---|
| 609 | #define VIVS_MC_FLAGS_TPCV11_COMPRESSION 0x08000000 |
|---|
| 610 | |
|---|
| 611 | #define VIVS_MC_L2_CACHE_CONFIG 0x0000055c |
|---|
| 612 | |
|---|
| 613 | #define VIVS_MC_PROFILE_L2_READ 0x00000564 |
|---|
| 614 | |
|---|
| 615 | #define VIVS_MC_MC_LATENCY_RESET 0x00000568 |
|---|
| 616 | |
|---|
| 617 | #define VIVS_MC_MC_AXI_MAX_MIN_LATENCY 0x0000056c |
|---|
| 618 | |
|---|
| 619 | #define VIVS_MC_MC_AXI_TOTAL_LATENCY 0x00000570 |
|---|
| 620 | |
|---|
| 621 | #define VIVS_MC_MC_AXI_SAMPLE_COUNT 0x00000574 |
|---|
| 622 | |
|---|
| 623 | |
|---|
| 624 | #endif /* STATE_HI_XML */ |
|---|
| 625 | |
|---|
