1 | |
2 | /* SPDX-License-Identifier: GPL-2.0 */ |
3 | /* |
4 | * Copyright (c) 2017, The Linux Foundation. All rights reserved. |
5 | */ |
6 | |
7 | #ifndef QCOM_PHY_QMP_QSERDES_TXRX_V5_H_ |
8 | #define QCOM_PHY_QMP_QSERDES_TXRX_V5_H_ |
9 | |
10 | /* Only for QMP V5 PHY - TX registers */ |
11 | #define QSERDES_V5_TX_BIST_MODE_LANENO 0x000 |
12 | #define QSERDES_V5_TX_BIST_INVERT 0x004 |
13 | #define QSERDES_V5_TX_CLKBUF_ENABLE 0x008 |
14 | #define QSERDES_V5_TX_TX_EMP_POST1_LVL 0x00c |
15 | #define QSERDES_V5_TX_TX_IDLE_LVL_LARGE_AMP 0x010 |
16 | #define QSERDES_V5_TX_TX_DRV_LVL 0x014 |
17 | #define QSERDES_V5_TX_TX_DRV_LVL_OFFSET 0x018 |
18 | #define QSERDES_V5_TX_RESET_TSYNC_EN 0x01c |
19 | #define QSERDES_V5_TX_PRE_STALL_LDO_BOOST_EN 0x020 |
20 | #define QSERDES_V5_TX_TX_BAND 0x024 |
21 | #define QSERDES_V5_TX_SLEW_CNTL 0x028 |
22 | #define QSERDES_V5_TX_INTERFACE_SELECT 0x02c |
23 | #define QSERDES_V5_TX_LPB_EN 0x030 |
24 | #define QSERDES_V5_TX_RES_CODE_LANE_TX 0x034 |
25 | #define QSERDES_V5_TX_RES_CODE_LANE_RX 0x038 |
26 | #define QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX 0x03c |
27 | #define QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX 0x040 |
28 | #define QSERDES_V5_TX_PERL_LENGTH1 0x044 |
29 | #define QSERDES_V5_TX_PERL_LENGTH2 0x048 |
30 | #define QSERDES_V5_TX_SERDES_BYP_EN_OUT 0x04c |
31 | #define QSERDES_V5_TX_DEBUG_BUS_SEL 0x050 |
32 | #define QSERDES_V5_TX_TRANSCEIVER_BIAS_EN 0x054 |
33 | #define QSERDES_V5_TX_HIGHZ_DRVR_EN 0x058 |
34 | #define QSERDES_V5_TX_TX_POL_INV 0x05c |
35 | #define QSERDES_V5_TX_PARRATE_REC_DETECT_IDLE_EN 0x060 |
36 | #define QSERDES_V5_TX_BIST_PATTERN1 0x064 |
37 | #define QSERDES_V5_TX_BIST_PATTERN2 0x068 |
38 | #define QSERDES_V5_TX_BIST_PATTERN3 0x06c |
39 | #define QSERDES_V5_TX_BIST_PATTERN4 0x070 |
40 | #define QSERDES_V5_TX_BIST_PATTERN5 0x074 |
41 | #define QSERDES_V5_TX_BIST_PATTERN6 0x078 |
42 | #define QSERDES_V5_TX_BIST_PATTERN7 0x07c |
43 | #define QSERDES_V5_TX_BIST_PATTERN8 0x080 |
44 | #define QSERDES_V5_TX_LANE_MODE_1 0x084 |
45 | #define QSERDES_V5_TX_LANE_MODE_2 0x088 |
46 | #define QSERDES_V5_TX_LANE_MODE_3 0x08c |
47 | #define QSERDES_V5_TX_LANE_MODE_4 0x090 |
48 | #define QSERDES_V5_TX_LANE_MODE_5 0x094 |
49 | #define QSERDES_V5_TX_ATB_SEL1 0x098 |
50 | #define QSERDES_V5_TX_ATB_SEL2 0x09c |
51 | #define QSERDES_V5_TX_RCV_DETECT_LVL 0x0a0 |
52 | #define QSERDES_V5_TX_RCV_DETECT_LVL_2 0x0a4 |
53 | #define QSERDES_V5_TX_PRBS_SEED1 0x0a8 |
54 | #define QSERDES_V5_TX_PRBS_SEED2 0x0ac |
55 | #define QSERDES_V5_TX_PRBS_SEED3 0x0b0 |
56 | #define QSERDES_V5_TX_PRBS_SEED4 0x0b4 |
57 | #define QSERDES_V5_TX_RESET_GEN 0x0b8 |
58 | #define QSERDES_V5_TX_RESET_GEN_MUXES 0x0bc |
59 | #define QSERDES_V5_TX_TRAN_DRVR_EMP_EN 0x0c0 |
60 | #define QSERDES_V5_TX_TX_INTERFACE_MODE 0x0c4 |
61 | #define QSERDES_V5_TX_VMODE_CTRL1 0x0c8 |
62 | #define QSERDES_V5_TX_ALOG_OBSV_BUS_CTRL_1 0x0cc |
63 | #define QSERDES_V5_TX_BIST_STATUS 0x0d0 |
64 | #define QSERDES_V5_TX_BIST_ERROR_COUNT1 0x0d4 |
65 | #define QSERDES_V5_TX_BIST_ERROR_COUNT2 0x0d8 |
66 | #define QSERDES_V5_TX_ALOG_OBSV_BUS_STATUS_1 0x0dc |
67 | #define QSERDES_V5_TX_LANE_DIG_CONFIG 0x0e0 |
68 | #define QSERDES_V5_TX_PI_QEC_CTRL 0x0e4 |
69 | #define QSERDES_V5_TX_PRE_EMPH 0x0e8 |
70 | #define QSERDES_V5_TX_SW_RESET 0x0ec |
71 | #define QSERDES_V5_TX_DCC_OFFSET 0x0f0 |
72 | #define QSERDES_V5_TX_DCC_CMUX_POSTCAL_OFFSET 0x0f4 |
73 | #define QSERDES_V5_TX_DCC_CMUX_CAL_CTRL1 0x0f8 |
74 | #define QSERDES_V5_TX_DCC_CMUX_CAL_CTRL2 0x0fc |
75 | #define QSERDES_V5_TX_DIG_BKUP_CTRL 0x100 |
76 | #define QSERDES_V5_TX_DEBUG_BUS0 0x104 |
77 | #define QSERDES_V5_TX_DEBUG_BUS1 0x108 |
78 | #define QSERDES_V5_TX_DEBUG_BUS2 0x10c |
79 | #define QSERDES_V5_TX_DEBUG_BUS3 0x110 |
80 | #define QSERDES_V5_TX_READ_EQCODE 0x114 |
81 | #define QSERDES_V5_TX_READ_OFFSETCODE 0x118 |
82 | #define QSERDES_V5_TX_IA_ERROR_COUNTER_LOW 0x11c |
83 | #define QSERDES_V5_TX_IA_ERROR_COUNTER_HIGH 0x120 |
84 | #define QSERDES_V5_TX_VGA_READ_CODE 0x124 |
85 | #define QSERDES_V5_TX_VTH_READ_CODE 0x128 |
86 | #define QSERDES_V5_TX_DFE_TAP1_READ_CODE 0x12c |
87 | #define QSERDES_V5_TX_DFE_TAP2_READ_CODE 0x130 |
88 | #define QSERDES_V5_TX_IDAC_STATUS_I 0x134 |
89 | #define QSERDES_V5_TX_IDAC_STATUS_IBAR 0x138 |
90 | #define QSERDES_V5_TX_IDAC_STATUS_Q 0x13c |
91 | #define QSERDES_V5_TX_IDAC_STATUS_QBAR 0x140 |
92 | #define QSERDES_V5_TX_IDAC_STATUS_A 0x144 |
93 | #define QSERDES_V5_TX_IDAC_STATUS_ABAR 0x148 |
94 | #define QSERDES_V5_TX_IDAC_STATUS_SM_ON 0x14c |
95 | #define QSERDES_V5_TX_IDAC_STATUS_CAL_DONE 0x150 |
96 | #define QSERDES_V5_TX_IDAC_STATUS_SIGNERROR 0x154 |
97 | #define QSERDES_V5_TX_DCC_CAL_STATUS 0x158 |
98 | #define QSERDES_V5_TX_DCC_READ_CODE_STATUS 0x15c |
99 | |
100 | /* Only for QMP V5 PHY - RX registers */ |
101 | #define QSERDES_V5_RX_UCDR_FO_GAIN_HALF 0x000 |
102 | #define QSERDES_V5_RX_UCDR_FO_GAIN_QUARTER 0x004 |
103 | #define QSERDES_V5_RX_UCDR_FO_GAIN 0x008 |
104 | #define QSERDES_V5_RX_UCDR_SO_GAIN_HALF 0x00c |
105 | #define QSERDES_V5_RX_UCDR_SO_GAIN_QUARTER 0x010 |
106 | #define QSERDES_V5_RX_UCDR_SO_GAIN 0x014 |
107 | #define QSERDES_V5_RX_UCDR_SVS_FO_GAIN_HALF 0x018 |
108 | #define QSERDES_V5_RX_UCDR_SVS_FO_GAIN_QUARTER 0x01c |
109 | #define QSERDES_V5_RX_UCDR_SVS_FO_GAIN 0x020 |
110 | #define QSERDES_V5_RX_UCDR_SVS_SO_GAIN_HALF 0x024 |
111 | #define QSERDES_V5_RX_UCDR_SVS_SO_GAIN_QUARTER 0x028 |
112 | #define QSERDES_V5_RX_UCDR_SVS_SO_GAIN 0x02c |
113 | #define QSERDES_V5_RX_UCDR_FASTLOCK_FO_GAIN 0x030 |
114 | #define QSERDES_V5_RX_UCDR_SO_SATURATION_AND_ENABLE 0x034 |
115 | #define QSERDES_V5_RX_UCDR_FO_TO_SO_DELAY 0x038 |
116 | #define QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOW 0x03c |
117 | #define QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_HIGH 0x040 |
118 | #define QSERDES_V5_RX_UCDR_PI_CONTROLS 0x044 |
119 | #define QSERDES_V5_RX_UCDR_PI_CTRL2 0x048 |
120 | #define QSERDES_V5_RX_UCDR_SB2_THRESH1 0x04c |
121 | #define QSERDES_V5_RX_UCDR_SB2_THRESH2 0x050 |
122 | #define QSERDES_V5_RX_UCDR_SB2_GAIN1 0x054 |
123 | #define QSERDES_V5_RX_UCDR_SB2_GAIN2 0x058 |
124 | #define QSERDES_V5_RX_AUX_CONTROL 0x05c |
125 | #define QSERDES_V5_RX_AUX_DATA_TCOARSE_TFINE 0x060 |
126 | #define QSERDES_V5_RX_RCLK_AUXDATA_SEL 0x064 |
127 | #define QSERDES_V5_RX_AC_JTAG_ENABLE 0x068 |
128 | #define QSERDES_V5_RX_AC_JTAG_INITP 0x06c |
129 | #define QSERDES_V5_RX_AC_JTAG_INITN 0x070 |
130 | #define QSERDES_V5_RX_AC_JTAG_LVL 0x074 |
131 | #define QSERDES_V5_RX_AC_JTAG_MODE 0x078 |
132 | #define QSERDES_V5_RX_AC_JTAG_RESET 0x07c |
133 | #define QSERDES_V5_RX_RX_TERM_BW 0x080 |
134 | #define QSERDES_V5_RX_RX_RCVR_IQ_EN 0x084 |
135 | #define QSERDES_V5_RX_RX_IDAC_I_DC_OFFSETS 0x088 |
136 | #define QSERDES_V5_RX_RX_IDAC_IBAR_DC_OFFSETS 0x08c |
137 | #define QSERDES_V5_RX_RX_IDAC_Q_DC_OFFSETS 0x090 |
138 | #define QSERDES_V5_RX_RX_IDAC_QBAR_DC_OFFSETS 0x094 |
139 | #define QSERDES_V5_RX_RX_IDAC_A_DC_OFFSETS 0x098 |
140 | #define QSERDES_V5_RX_RX_IDAC_ABAR_DC_OFFSETS 0x09c |
141 | #define QSERDES_V5_RX_RX_IDAC_EN 0x0a0 |
142 | #define QSERDES_V5_RX_RX_IDAC_ENABLES 0x0a4 |
143 | #define QSERDES_V5_RX_RX_IDAC_SIGN 0x0a8 |
144 | #define QSERDES_V5_RX_RX_HIGHZ_HIGHRATE 0x0ac |
145 | #define QSERDES_V5_RX_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET 0x0b0 |
146 | #define QSERDES_V5_RX_DFE_1 0x0b4 |
147 | #define QSERDES_V5_RX_DFE_2 0x0b8 |
148 | #define QSERDES_V5_RX_DFE_3 0x0bc |
149 | #define QSERDES_V5_RX_DFE_4 0x0c0 |
150 | #define QSERDES_V5_RX_TX_ADAPT_PRE_THRESH1 0x0c4 |
151 | #define QSERDES_V5_RX_TX_ADAPT_PRE_THRESH2 0x0c8 |
152 | #define QSERDES_V5_RX_TX_ADAPT_POST_THRESH 0x0cc |
153 | #define QSERDES_V5_RX_TX_ADAPT_MAIN_THRESH 0x0d0 |
154 | #define QSERDES_V5_RX_VGA_CAL_CNTRL1 0x0d4 |
155 | #define QSERDES_V5_RX_VGA_CAL_CNTRL2 0x0d8 |
156 | #define QSERDES_V5_RX_GM_CAL 0x0dc |
157 | #define QSERDES_V5_RX_RX_VGA_GAIN2_LSB 0x0e0 |
158 | #define QSERDES_V5_RX_RX_VGA_GAIN2_MSB 0x0e4 |
159 | #define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL1 0x0e8 |
160 | #define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2 0x0ec |
161 | #define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL3 0x0f0 |
162 | #define QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4 0x0f4 |
163 | #define QSERDES_V5_RX_RX_IDAC_TSETTLE_LOW 0x0f8 |
164 | #define QSERDES_V5_RX_RX_IDAC_TSETTLE_HIGH 0x0fc |
165 | #define QSERDES_V5_RX_RX_IDAC_MEASURE_TIME 0x100 |
166 | #define QSERDES_V5_RX_RX_IDAC_ACCUMULATOR 0x104 |
167 | #define QSERDES_V5_RX_RX_EQ_OFFSET_LSB 0x108 |
168 | #define QSERDES_V5_RX_RX_EQ_OFFSET_MSB 0x10c |
169 | #define QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x110 |
170 | #define QSERDES_V5_RX_RX_OFFSET_ADAPTOR_CNTRL2 0x114 |
171 | #define QSERDES_V5_RX_SIGDET_ENABLES 0x118 |
172 | #define QSERDES_V5_RX_SIGDET_CNTRL 0x11c |
173 | #define QSERDES_V5_RX_SIGDET_LVL 0x120 |
174 | #define QSERDES_V5_RX_SIGDET_DEGLITCH_CNTRL 0x124 |
175 | #define QSERDES_V5_RX_RX_BAND 0x128 |
176 | #define QSERDES_V5_RX_CDR_FREEZE_UP_DN 0x12c |
177 | #define QSERDES_V5_RX_CDR_RESET_OVERRIDE 0x130 |
178 | #define QSERDES_V5_RX_RX_INTERFACE_MODE 0x134 |
179 | #define QSERDES_V5_RX_JITTER_GEN_MODE 0x138 |
180 | #define QSERDES_V5_RX_SJ_AMP1 0x13c |
181 | #define QSERDES_V5_RX_SJ_AMP2 0x140 |
182 | #define QSERDES_V5_RX_SJ_PER1 0x144 |
183 | #define QSERDES_V5_RX_SJ_PER2 0x148 |
184 | #define QSERDES_V5_RX_PPM_OFFSET1 0x14c |
185 | #define QSERDES_V5_RX_PPM_OFFSET2 0x150 |
186 | #define QSERDES_V5_RX_SIGN_PPM_PERIOD1 0x154 |
187 | #define QSERDES_V5_RX_SIGN_PPM_PERIOD2 0x158 |
188 | #define QSERDES_V5_RX_RX_MODE_00_LOW 0x15c |
189 | #define QSERDES_V5_RX_RX_MODE_00_HIGH 0x160 |
190 | #define QSERDES_V5_RX_RX_MODE_00_HIGH2 0x164 |
191 | #define QSERDES_V5_RX_RX_MODE_00_HIGH3 0x168 |
192 | #define QSERDES_V5_RX_RX_MODE_00_HIGH4 0x16c |
193 | #define QSERDES_V5_RX_RX_MODE_01_LOW 0x170 |
194 | #define QSERDES_V5_RX_RX_MODE_01_HIGH 0x174 |
195 | #define QSERDES_V5_RX_RX_MODE_01_HIGH2 0x178 |
196 | #define QSERDES_V5_RX_RX_MODE_01_HIGH3 0x17c |
197 | #define QSERDES_V5_RX_RX_MODE_01_HIGH4 0x180 |
198 | #define QSERDES_V5_RX_RX_MODE_10_LOW 0x184 |
199 | #define QSERDES_V5_RX_RX_MODE_10_HIGH 0x188 |
200 | #define QSERDES_V5_RX_RX_MODE_10_HIGH2 0x18c |
201 | #define QSERDES_V5_RX_RX_MODE_10_HIGH3 0x190 |
202 | #define QSERDES_V5_RX_RX_MODE_10_HIGH4 0x194 |
203 | #define QSERDES_V5_RX_PHPRE_CTRL 0x198 |
204 | #define QSERDES_V5_RX_PHPRE_INITVAL 0x19c |
205 | #define QSERDES_V5_RX_DFE_EN_TIMER 0x1a0 |
206 | #define QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET 0x1a4 |
207 | #define QSERDES_V5_RX_DCC_CTRL1 0x1a8 |
208 | #define QSERDES_V5_RX_DCC_CTRL2 0x1ac |
209 | #define QSERDES_V5_RX_VTH_CODE 0x1b0 |
210 | #define QSERDES_V5_RX_VTH_MIN_THRESH 0x1b4 |
211 | #define QSERDES_V5_RX_VTH_MAX_THRESH 0x1b8 |
212 | #define QSERDES_V5_RX_ALOG_OBSV_BUS_CTRL_1 0x1bc |
213 | #define QSERDES_V5_RX_PI_CTRL1 0x1c0 |
214 | #define QSERDES_V5_RX_PI_CTRL2 0x1c4 |
215 | #define QSERDES_V5_RX_PI_QUAD 0x1c8 |
216 | #define QSERDES_V5_RX_IDATA1 0x1cc |
217 | #define QSERDES_V5_RX_IDATA2 0x1d0 |
218 | #define QSERDES_V5_RX_AUX_DATA1 0x1d4 |
219 | #define QSERDES_V5_RX_AUX_DATA2 0x1d8 |
220 | #define QSERDES_V5_RX_AC_JTAG_OUTP 0x1dc |
221 | #define QSERDES_V5_RX_AC_JTAG_OUTN 0x1e0 |
222 | #define QSERDES_V5_RX_RX_SIGDET 0x1e4 |
223 | #define QSERDES_V5_RX_ALOG_OBSV_BUS_STATUS_1 0x1e8 |
224 | |
225 | /* Only for QMP V5 UFS ? */ |
226 | #define QSERDES_V5_TX_PWM_GEAR_1_DIVIDER_BAND0_1 0x178 |
227 | #define QSERDES_V5_TX_PWM_GEAR_2_DIVIDER_BAND0_1 0x17c |
228 | #define QSERDES_V5_TX_PWM_GEAR_3_DIVIDER_BAND0_1 0x180 |
229 | #define QSERDES_V5_TX_PWM_GEAR_4_DIVIDER_BAND0_1 0x184 |
230 | |
231 | #endif |
232 | |