| 1 | //===-- eqsf2vfp.S - Implement eqsf2vfp -----------------------------------===// |
|---|
| 2 | // |
|---|
| 3 | // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. |
|---|
| 4 | // See https://llvm.org/LICENSE.txt for license information. |
|---|
| 5 | // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception |
|---|
| 6 | // |
|---|
| 7 | //===----------------------------------------------------------------------===// |
|---|
| 8 | |
|---|
| 9 | #include "../assembly.h" |
|---|
| 10 | |
|---|
| 11 | // |
|---|
| 12 | // extern int __eqsf2vfp(float a, float b); |
|---|
| 13 | // |
|---|
| 14 | // Returns one iff a == b and neither is NaN. |
|---|
| 15 | // Uses Darwin calling convention where single precision arguments are passsed |
|---|
| 16 | // like 32-bit ints |
|---|
| 17 | // |
|---|
| 18 | .syntax unified |
|---|
| 19 | .p2align 2 |
|---|
| 20 | DEFINE_COMPILERRT_FUNCTION(__eqsf2vfp) |
|---|
| 21 | #if defined(COMPILER_RT_ARMHF_TARGET) |
|---|
| 22 | vcmp.f32 s0, s1 |
|---|
| 23 | #else |
|---|
| 24 | vmov s14, r0 // move from GPR 0 to float register |
|---|
| 25 | vmov s15, r1 // move from GPR 1 to float register |
|---|
| 26 | vcmp.f32 s14, s15 |
|---|
| 27 | #endif |
|---|
| 28 | vmrs apsr_nzcv, fpscr |
|---|
| 29 | ITE(eq) |
|---|
| 30 | moveq r0, #1 // set result register to 1 if equal |
|---|
| 31 | movne r0, #0 |
|---|
| 32 | bx lr |
|---|
| 33 | END_COMPILERRT_FUNCTION(__eqsf2vfp) |
|---|
| 34 | |
|---|
| 35 | NO_EXEC_STACK_DIRECTIVE |
|---|
| 36 | |
|---|
| 37 | |
|---|
