| 1 | //===-- fixunsdfsivfp.S - Implement fixunsdfsivfp -------------------------===// |
|---|
| 2 | // |
|---|
| 3 | // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. |
|---|
| 4 | // See https://llvm.org/LICENSE.txt for license information. |
|---|
| 5 | // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception |
|---|
| 6 | // |
|---|
| 7 | //===----------------------------------------------------------------------===// |
|---|
| 8 | |
|---|
| 9 | #include "../assembly.h" |
|---|
| 10 | |
|---|
| 11 | // |
|---|
| 12 | // extern unsigned int __fixunsdfsivfp(double a); |
|---|
| 13 | // |
|---|
| 14 | // Converts double precision float to a 32-bit unsigned int rounding towards |
|---|
| 15 | // zero. All negative values become zero. |
|---|
| 16 | // Uses Darwin calling convention where a double precision parameter is |
|---|
| 17 | // passed in GPR register pair. |
|---|
| 18 | // |
|---|
| 19 | .syntax unified |
|---|
| 20 | .p2align 2 |
|---|
| 21 | DEFINE_COMPILERRT_FUNCTION(__fixunsdfsivfp) |
|---|
| 22 | #if defined(COMPILER_RT_ARMHF_TARGET) |
|---|
| 23 | vcvt.u32.f64 s0, d0 |
|---|
| 24 | vmov r0, s0 |
|---|
| 25 | #else |
|---|
| 26 | vmov d7, r0, r1 // load double register from R0/R1 |
|---|
| 27 | vcvt.u32.f64 s15, d7 // convert double to 32-bit int into s15 |
|---|
| 28 | vmov r0, s15 // move s15 to result register |
|---|
| 29 | #endif |
|---|
| 30 | bx lr |
|---|
| 31 | END_COMPILERRT_FUNCTION(__fixunsdfsivfp) |
|---|
| 32 | |
|---|
| 33 | NO_EXEC_STACK_DIRECTIVE |
|---|
| 34 | |
|---|
| 35 | |
|---|
